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ABSTRACT 
Power dissipation has become a major concern for IC designers. Various low 
power design techniques have been developed for synchronous circuits. Asynchronous 
circuits, however. have gained more interests recently due to their benefits in lower noise, 
easy timing control, etc. But few publications on energy reduction techniques for 
asynchronous logic are available. 
Power awareness indicates the ability of the system power to scale with changing 
, conditions and quality requirements. Scalability is an important figure-of-mcri t since it 
allows the end user to implement operational policy. just like the user of mobile 
multimedia equipment needs to select between better quality and longer battery operation 
time. 
This dissertation discusses powedenergy optimization and perfi~rms analysis on 
both synchronous and asynclironous logic. The major contributions of this dissertation 
include: 
1 ) A 2-Dimensional Pipeline Gating technique for sy~lchronous pipelined circuits 
to improve their power awareness has been proposed. This technique gates the 
corresponding clock lines connected to registers in both vertical direction (the 
data flow direction) and horizontal direction (registers within each pipeline 
stage) based on current input precision. 
2) Two energy reduction techniques, Signal Bypassing & Insertion and Zero 
Insertion. have been developed for NCL circuits. Both techniques use Nulls to 
replace redundant Data 0's based on current input precision in order to reduce 
the switching activity while Signal Bypassing & Insertion is for non-pipelined 
NCI, circuits and Zero Insertion is for pipelined counterparts. A dynamic 
active-bit detection scheme is also developed as an expansion. 
3) Two energy estimation techniques, Equivalent Inverter Modeling based on 
Input Mapping in transistor-level and Switching Activity Modeling in gate- 
level, have been proposed. The forn~er one is for CMOS gates with feedbacks 
and the latter one is tbr NCLJ circuits. 
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CHAPTER ONE: INTRODUCTION 
1.1 Objective 
This dissertation intends to familiarize the reader with the design techniques and 
methods of power optimization and estimation in synchronous and asynchronous digital 
circuits. The main focus will be on low power techniques to improve power awareness in 
synchronous circuits and Null Convention Logic (NCL) circuits. 
1.2 Why Low Power? 
Power dissipation has long been a major concern of 1C designers. There are two 
main reasons for low power design. One is the dramatic decreasing of feature size and the 
increasing of chip density and clock frequency. The resulting high power dissipation 
could make the chip temperature grow up so that cooling device must be applied. But 
these devices also make the product have high price and become less reliable. l'he other 
reason is the growing demand of mobile communication and computing devices [I] .  
These devices use batteries as power source. Since the amount of power that a battery can 
provide is limited, how to make the device work for a longer time without recharging the 
battery is critical. Besides the attempts to increase the energy stored in the batteries. 
making the chip consume less power is the goal for 1C designers. 
1.3 Power Dissipation in CMOS Circuits 
There are three major components of power dissipation in CMOS circuits: 
chargingldischarging power. short circuit power. and leakage power. Figure 1 shows the 
power dissipation in CMOS inverter (leakage power is not shown). 
In Out 
b b 
Figure 1 Power dissipation in CMOS inverter 
During the output transition from either '0' to ' 1 ', alternatively. from ' 1 ' to '0'. 
bother n- and p-transistors are on for a short period of time. This results in a short current 
pulse from Vdd to VSaS. This current causes a "short-circuit" power dissipation that is 
dependent on the input riselfall time, the load capacitance and gate design. During the 
transition, current is also required to charge or discharge the output capacitance load. 
This current causes chargingldischarging power dissipation. This term is usual1 y the 
dominant term. When the circuit is in static mode. there is some small static dissipation 
due to reverse bias leakage between diffusion regions and the substrate. In addition. 
subthreshold conduction can contribute to the static dissipation. This dissipation is called 
leakage power dissipation [2]. 
1.4 Synchronous vs. Asynchronous 
Currently there are two major logic design categories: synchronous logic and 
asynchronous logic. Between these two, synchronous logic is the dominant figure in IC 
market. Most circuit designs are built with synchronous logic. The biggest advantage of 
synchronous logic, which is controlled by a global clock and its derivatives, is that 
synchronous logic makes it easy to determine the maximum operating frequency of a 
design by finding and calculating the longest delay path between registers in a circuit [3]. 
As the feature size keeps scaling down and the System-On-a-Chip (SOC) technology 
makes it possible to group multi-million gates on one chip, it is getting extraordinarily 
difficult to determine the critical path delays. And with the growing needs of high 
operating frequency, the clock tree in synchronous circuit causes a lot of problems like 
high power dissipation. thermal effects. noise and EM radiation, etc. 
Asynchronous logic, on the other hand, does not have a clock tree. So time is no 
longer discrete. While research in asynchronous design goes back to the 1950s and has 
received varied levels of attention over the decades, there is now a major and ongoing 
resurgence of interest. The advantages of asynchronous logic include no clock skew, 
average-case performance, high energy efficiency, robust input timing requirements. and 
low noise/emission. But asynchronous logic also faces some problems likc circuit 
hazards, high design complexity. and lack of CAD tool support. Null Convention Logic 
(NCL). patented by Karl Fant and Scott Brandt in April of 1994, is used as asynchronous 
logic example in this dissertation. 
1.5 Research Challenges 
This dissertation proposes power estimation and reduction techniques for both 
synchronous logic and NCL. Since NCL is still conceptual new. there is no previous 
work studying energy estimation and reduction for NCL. NCL differs significantly from 
Boolean logic; so traditional Boolean power optimization and estimation techniques 
cannot be applied to NCL circuits directly. 
Null states account for approximately half of the total operating cycles of NCL 
circuits. These Null states are only used to allow pipeline stages to reset and do not 
transfer data. But they are essential in NCL circuit operation and cost additional 
switching. To estimate switching activity in gate-level, the presents of Null states must be 
considered. 
NCL is a speed-independent circuit design style. That means the delay of 
individual gate does not affect the function of the circuit. The unique structure of NCL 
leads itself to pipelining, even though a clock is not present. To reduce energy 
dissipation, the speed-independency and the pipeline structure need to be maintained. 
1.6 Dissertation Overview 
This dissertation is organized into six chapters. Chapter 2 presents previous work 
and contains an in-depth discussion of power reduction techniques and estimation 
methods. In Chapter 3, a 2-Dimensional Pipeline Gating technique to improve power 
awareness in yipelined syncl~ronous circuits is developed. This method is then 
implemented and tested in unsigned and signed array multipliers. In Chapter 4. the 
energy awareness problem of NCL is discussed. 'Then two techniques. Signal Bypassing 
& Insertion and Zero Insertion, are proposed to solve this probleni and to design energy- 
4 
aware NCL circuits. These two techniques are implemented and tested in parallel adders, 
array multipliers, and Finite Impulse Response (FIR) filters. A dynamical active-bit 
detection scheme for adaptive energy-aware multiplier design is introduced at the end of 
this chapter along with an energy model. Chapter 5 is concentrated on two power 
estimation methods. The equivalent inverter modeling method based on input mapping is 
for transistor-level CMOS gate modeling. The switching activity modeling method is for 
gate-level NCL circuits. Chapter 6 highlights the contributions of this dissertation and 
provides direction for future research. 
CHAPTER TWO: PREVIOUS WORK 
2.1 Low Power Research For Synchronous Circuits 
2.1.1 Power Estimation Methods 
In order to analyze and design low power circuits, designers need to know the 
power information during the design cycle. Since during the design cycle the chip has not 
been made yet. the power dissipation has to be estimated. Due to the different phases in 
the design cycle. there are different power estimation techniques for different "levels" of 
circuit design. Figure 2 shows the low power design flow 14-51. 
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Figure 2 Low power design flow 
2.1.1.1 Software-Level Power Estimation 
To estimate power in this level, firstly typical application programs must be 
identified to be executed on the system. Since the program usually has millions of 
7 
, 
i 
instructions and operating cycles, it is impossible to estimation its power in lower levels. 
. 
Most of the techniques in this level are macro-modeling, an estimation approach that is 
extensively used for behavioral and RT-Level estimation. These techniques include 
characterizing power cost of a CPU module by estimating the average capacitance that 
would switch when the given CPU module is activated, estimating power consumption of 
microprocessor using the switching activities on buses. and profile-driven program 
synthesis approach [6-91. 
2.1.1.2 Behavior-Level Power Estimation 
In this level, no information about the gate-level structure presents. So power 
Y 
estimation in this level must resort to abstract notions of physical capacitance and 
switching activity. There are three major kinds of models used in this level. Using 
information-theoretic models, entropy is used to measure power. If the circuit structure is 
given, the total module capacitance is calculated by traversing the circuit netlist and 
summing up the gate loadings. Using complexity-based models, circuit complexity is 
modeled by equivalent gates or the area of optimized signal-output Boolean functions 
[lo-161. Using synthesis-based models, some RT-Level templates are assumed and the 
estimation is based on these assumptions. A quick synthesis capability is required to form 
the RT-Level structure. Approaches like static profiling and dynamic profiling are 
developed [ 17-20]. 
2.1.1.3 RT-Level Power Estimation 
Most RT-Level power estimation techniques use regression-based, switched- 
capacitance models for circuit modules. Such techniques are called power macro- 
modeling. Firstly every component in the high-level design library is characterized by 
simulating it under pseudorandom data and a multivariable regressive curve is fitted. 
Then the variable values for the macro-model equation are extracted either from static 
analysis of the circuit structure and functionality or by performing a behavioral 
simulation of the circuit. After this, the power macro-model equations for high-level 
design components are evaluated. These are found in he library by plugging the 
parameter values in the corresponding macro-model equations. Finally. the power 
dissipation for random logic or interface circuitry is estimated by simulating the gate- 
level description of these components or by performing probabilistic power estimation 
2.1.1.4 Gate-Level Power Estimation 
In this level. the structure of the whole circuit is known. After simulating all input 
patterns, the average power dissipation can be achieved. But as the number of primary 
inputs increase, the total number of input patterns becomes so large that it is impossible 
to simulate them all. Most of the techniques in this level use the statistical information of 
the inputs instead. The information includes signal probability, transition probability, 
transition density, etc. The use of statistical information makes the simulation pattern- 
independent. After accurately modeled the signal correlation. these statistical information 
can be propagated through the circuit and the power dissipation of each node can he 
calculated. 
2.1.1.5 Transistor-Level Power Estimation 
In this level, detailed physical and mathematical equations are used to calculate 
power dissipation accurately. 'The techniques in this level are pattern-dependent. 
Although the results are quite accurate, the computing complexity makes them only be 
' used in limited cases. 
2.1.2 Power Reduction Techniques 
To achieve low power design, many power reduction techniques have been 
developed in different levels. 
2.1.2.1 Transistor Sizing 
Transistor sizing is a circuit-level low power technique that targets on the short 
circuit power. It is the operation of enlargindreducing the width of the channel of a 
transistor [28]. Changing the channel width of transistors will affect both delay and 
power. The effect of transistor sizing can be seen as trading extra speed for lower power 
dissipation. Earlier approaches were based on the assumption that the power dissipation 
is proportional to the active area, i.e., the area occupied by active devices. Recent study 
shows that the power dissipation is a convex function to the active area [28]. 
Since studying transistor-sizing problem of complex CMOS gates can involve 
complicated mathematical derivations and calculations, CMOS inverter is a good 
example to analyze. Equation (I) was derived for the maximum short-circuit dissipation 
under the no-load condition at the output of the inverter 
Here, r is the input transition time. 13 is the gain-factor of the transistor. V is the 
supply voltage. V ,  is the threshold voltage, and f i s  the transition frequency. The gain 
factor, jl. is determined by the width of the transistor W and the mobility of' the carrier 
responsible for the transition (pp for a low-to-high transition and ,un for high-to-low). So 
equation ( 1 )  can be reduced to (2) 
where k is a process and voltage dependent constant of proportionality [28]. It is clear 
from (2) that Psc is directly proportional to both the width of the transistors and the input 
transition time. Although derived from no-load condition. this equation still holds in the 
general loading case. 
In [30]. different drivers drive different loads were simulated and the relation 
between various parameters were drawn. Analytical derivation of the optimum value of 
W under high fan-out condition is discussed in [28]. A convex curve representing 
transistor size vs. average power dissipation is shown in Fig. 3 [28]. 
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Figure 3. Transistor size vs. average power dissipation of inverter with load 
Figure 4. Sample circuit structure for calculating optimum transistor size 
For the circuit in Fig. 4. detailed derivation shows the Psc attains a minimum when 
where U', is the power optimal size for the transistor in the driver inverter ~ 1 .  4 is a 
process dependent constant, p J  is the mobility of the carrier responsible for the opposite 
transition in the gates g2 to gn, CLI is the total load capacitance of gate gl. The power 
optimal p-transistor size is given by substituting pp for p and pn for p' in (3). and the 
power optimal n-transistor size can be obtained by substituting p,, and p,,, respectively 
[281: It was shown in [28] that the power reduction rate is 35.35% under 10-inverter fan- 
out load. 
2.1.2.2 Transistor Reordering 
Transistor reordering is also a circuit-level power reduction technique. Although 
it is often implemented together with transistor sizing, transistor reordering mainly targets 
on the Dynamic Capacitive Switching Power, PdvnamiCCc. The basic idea of transistor 
reordering is by adjusting the order of the transistors in a serial connected CMOS chain 
based on the behaviors of different inputs to achieve lower switching power. An 
illustration of this idea is shown in Fig. 5 [3 11. 
Figure 5. Illustration of transistor reordering 
Figure 5 shows two alternate implementations of the nMOS component in a three- 
input NAND gate. In both gates, node NO is the output of the gate, with two other internal 
nodes, N1 and N2, being present. Three inputs, a, b, and c, are connected to the 
corresponding transistors. Assume a vector 110 followed by 01 1 is applied to the three 
inputs in alphabetic order. and all three inputs arrive simultaneously. This sequence 
causes the capacitances C/,, Cl ,  and C:, to be initially charged following which the 
capacitances ( '1 and C2 in Fig. 5(a) are discharged, while only capacitance C'? in Fig. 5(b) 
is discharged. Same input sequence could cause different power dissipation while applied 
to different orders of transistor chains. 
To determine the appropriate transistor order, some information of inputs must be 
known. One is the percentage of time that the specific input stays in logic high; the other 
is how often this input makes a transition. Since the exact information of actual inputs 
cannot be known beforehand, only probabilistic information is needed. The former 
information is denoted as Signal Probability, defined by 
NxS C X I  ( k )  
where pi is the signal probability of input x,, N is the total number of global clock cycles, 
S is the total number of time slots during one clock cycle due to the different delays of 
gates, x,@ is the value of x, during the interval of time instances k and k+  I 
The latter one is denoted as Transition Density, defined by 
f (x, (k )rm) + -I)+>, (k + I ) )  
Dl = lim k=' 
~ - > m  N x S  
where Di is the transition density of input xi. 
With Signal Probability and Transition Density, the order of transistors can be 
determined. Detailed derivation and calculation are referred to 13 11 and [32]. A good 
summary of reordering rules is given in [32]. For NAND gate, always place the input 
signal with high signal probability near ground, and place the input signal with low 
transition density near ground. For NOR gate, always place the input signal with low 
signal probability near power supply, and place the input signal with low transition 
density near power supply. 
2.1.2.3 Supply Voltage and Threshold Voltage Scaling 
The equation of the Dynamic Capacitive Switching Power is recalled in (6 ) .  It is 
clear that P4mm,c.c~ is quadratically proportional to the supply voltage because he voltage 
swing AV is determined by VDo. So supply voltage reduction is one of the most efficient 
ways to reduce power dissipation. But the supply voltage cannot be simply reduced. The 
propagation delay of a CMOS inverter under a-power law is shown in (7) [33] 
In (7), K is a proportionality constant specific to a given technology, is the 
threshold voltage of MOS transistor, a is the power factor in a-power law model and its 
value is between 1 and 2. While VDD is reduced, the total propagation delay will increase. 
The price could be high under throughput constraints. 
From (7). if the threshold voltage could decrease with the reduction of ITljlJ. the 
increment of T, could be compensated. But the decrement of Vth causes another problem. 
The equation of leakage current, I / ,  is shown in (8) [33] 
where W is the effective transistor width, I, is the zero-threshold leakage current, and V, 
is the subthreshold slope. When Vth is reduced, the leakage current, which has becoming 
more and more important in 1C power dissipation, will increase. thus increase the power 
dissipation. 
Several practical approaches have been developed to reduce the leakage current 
while using lower Vm and Vth: Multi-threshold CMOS (MTCMOS) technology gates a 
high-Kh transistor with an inactive mode; Dual-Vth technology assigns gates on the 
critical paths to low Vtj, for speed. while gates that are not timing critical are assigned 
high Vth since they can tolerate larger delay; Clustered Voltage Scaling (CVS) assigns 
low supply voltage to circuits that have excessive slacks [34]. Other techniques like 
Variable-Threshold CMOS (VTCMOS) [35] and Low-Swing Clock Logic [36] also take 
advantage of adjusting VDD and Vth. These techniques all share the same goal: while 
satisfying the delay constraints, adjusting the supply and threshold voltages to lower 
power dissipation and control the leakage power within a tolerate range. 
2.1.2.4 Clock Gating 
In CMOS digital circuits, sequential part is always the major contributor of the 
total power dissipation. The main reason is the existence of the clock signal. Clock is the 
only signal that switches all the time. It is also most likely to drive a heavy load. Thus, 
reducing the clock power is an eff~cient way to minimize the total power dissipation. 
considering that there are a great deal of unnecessary switching activity caused 
by clock, a controlled clock which. based on certain conditions, can be slowed down or 
stopped completely with respect to the master clock, will bring significant power savings 
due to the following factors [37]: 
1) The load on the master clock is reduced and the number of required buffers in 
the clock tree is decreased. 
2) The flip-flop receiving the derived clock is not triggered in idle cycles. 
3) The excitation function of the flip-flop triggered by the derived clock may be 
simplified since it has a do not care condition in the cycle when the flip-flop is 
not triggered by the derived clock. 
Clock gating technique is an architecture-level power reduction technique. An 
example of clock gating technique used in pipeline is shown in Fig. 6 [38]. 
L o c a l  CLK Buffer  1 
~,oc;ll CI,K Huf f'er 2 
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Figure 6. Clock gating example 
A local clock buffer 1 is not clock-gated and always fires clock signal, CLM, 
which feeds n-bit flip-flops. A local clock buffer 2 is clock-gated, and if CG-SEL signal 
is logic low then CLK2 is not fired. Hence. power consumption from CLK2 distribution 
and n-bit flip-flops can be neglected. Furthermore, dynamic power consumption of the 
block (combinational block B) following the clock-gated flip-flops can he saved during 
the clock-gating period [38]. Although clock gating only requires simple control circuitry. 
caution must be taken on glitch and additional clock skews. 
2.1.3 Power Awareness 
Besides those techniques that can be used in most of the situations, there are also 
power reduction techniques that are focused on specific conditions. An important 
parameter. power awareness, is introduced in [39]. Power awareness indicates the ability 
of the system power to scale with changing conditions and quality requirements. 
Scalability is an important figure-of-merit since it allows the end user to implement 
operational policy. just like the user of mobile multimedia equipment needs to select 
between better quality and longer battery operation time. The examples include that a 
well-designed system must gracefully degrade its quality and performance as the 
available energy resources are depleted [40]. These cannot be applied unless the circuit is 
desi yned in power-aware style. 
2.2 Asynchronous Logic, NCL, And Energy Awareness 
As a totally different design style compared to traditional synchronous circuit, 
asynchronous circuit has many potential advantages over the synchronous counterpart, 
including lower power dissipation by consuming power only when needed, free 
interchangeability of components between systems by avoiding global clock. higher 
performance by working under average performance instead of worst performance, lower 
noise by eliminating high-switching clock signal, and so on. Many asynchronous design 
methodologies have been proposed [41-451. An asynchronous logic example in delay- 
insensitive design style, Null Convention ~ o ~ i c ' ~  (NCL) is introduced in this section. 
NC L is encoded in multi-rail encoding methodology. Multi-rail encoding is 
widely used in asynchronous circuits. Unlike Boolean logic. which uses single wire to 
express data 0 and 1 ,  multi-rail logic uses at least two wires to interpret one signal value. 
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NCL is a symbolically complete logic that expresses process completely in terms of the 
logic itself and inherently and conveniently expresses asynchronous circuits. A more 
detailed introduction of NCL is in [44]. The logic families used in NCL are called 
threshold gates. Fig. 7 shows an m-threshold, n-input threshold gate. denoted as ThmnXO. 
Figure 7. ThmnxO gate 
The function of threshold gate has hysteresis property. which is, when at least m 
out of n inputs are logic high, the output becomes logic high; when all n inputs are logic 
low. the output becomes logic low; otherwise the output remains unchanged. These 
threshold gates are an extension of the C-element (equals to a ThnnXO gate) commonly 
used in delay-insensitive circuit design. The simplest NCL encoding is dual-rail logic. in 
which two wires are used for one signal. The truth table of dual-rail NCL is shown in 
Table I [44]. 
Table 1. Dual-rail NCL truth table 
Invalid 
Data 1 
Wire 1 
1 
Data 0 
Null 
Wire 0 
1 
1 0 
0 
0 
1 
0 
There are two valid states in NCL: one is Data state, such as Data 0 and 1 in dual- 
rail encoding; the other is Null. represented by all wires being logic low. From Table 1 it 
is clear that in NCL multi-rail encoding, whatever the data value of the signal is. only one 
wire is logic high. Also, whatever the data value is. including Data 0. there is one wire in 
logic high. 
The operation of NCL circuit includes Data-Null cycles. just as data-spacer cycles 
in some other multi-rail encoding logic. That means after a Data state. all signals in the 
circuit go to a Null state before next Data state comes. This Data-Null sequence makes 
the number of switching of a wire be determined only by the number of logic highs of 
this wire. 
~. In asynchronous circuits. there is no timing signal like clock, so concept of power 
exchanges to energy, which is the total power dissipation during a period of time. Also. 
the concept of power awareness is substituted by energy awareness. 
CHAPTER THREE: IMPROVE POWER AWARENESS - 
2-DIMENSIONAL PIPELINE GATING TECHNIQUE 
3.1 Problem Definition 
The power dissipation in CMOS circuit has three components: switching power, 
short-circuit power, and leakage power. Among these components. switching power is 
the domlhant figure. When a node in circuit is switching, the load capacitance on this 
node will dissipate power due to the chargingldischarging operation. If the switching 
activity could be reduced, the total power dissipation will be saved. For Boolean non- 
pipelined multipliers, starting from reset-to-zero state, low input precision calculation 
(like 0001 x0001) dissipates much less power than high input precision calculation (like 
1 1 1 1 x 1 1 1 1 ) because there are much less switching activities in internal nodes. Here the 
input precision is defined as the number of useful input bits (without padded 0's in high 
order bits) during the calculation. For example, the input precision of 0101 is 3, while the 
input precision of 1000 is 4. So Boolean non-pipelined multipliers are said to have 
natural power awareness to the changing of input precisions. 
In pipelined multipliers, registers are important elements. Clock is connected to 
each register. In each clock cycle. a transition will occur on the clock input node of each 
register. This transition is independent of input data and will cause power dissipation 
even when the current input data of the register is the same as the current data output. 
Since in deeply pipelined designs, the number of registers is much larger than that of 
other elements. these designs do not have the natural power awareness to the changing of 
input precision due to the large portion of power dissipated on clock input nodes. The 
power dissipation in deeply pipelined multipliers is nearly stable under different input 
precisions. Figure 8 shows the average power dissipation under different input precisions 
of a deeply pipelined 16-bit unsigned array multiplier. 
Input Precision 
Figure 8. Power dissipation of a 1 6-bit pipelined array multiplier under different input 
precisions 
For signed multipliers using 2's complement number representation. this problem 
is even worse. The Baugh-Wooley algorithm for signed multiplication is used as an 
example in this chapter. The equation of Baugh-Wooley algorithm for an nxn 
multiplication is shown in (9). 
The tablet form of a 4x4 multiplication process using modified Baugh-Wooley 
algorithm is shown in Fig. 9. X and Yare 4-bit operands with the first bit as sign bit. and 
S is the 7-bit output. There are two major differences between Fig. 9 and 4x4 unsigned 
multiplication process shown in Fig. 10. One is that there are six inversed partial products 
in Fig. 9 but none in unsigned multiplication. The other is that there is an individual term 
"I" to be added to produce S4 in Fig. 9 but none in Fig. 10. 
Figure 9. 4x4 signed multiplication process 
Figure 1 0 . 4 ~ 4  unsigned multiplication process 
These two differences bring reconfiguring problem for signed multipliers to 
operation under different input precisions. In unsigned multiplier. if two operands with 
less precision than the designed multiplier length to be multiplied. it will not cause any 
problem. For example. if using a 4x4 unsigned multiplier to calculate 101 ~ 0 1 1 .  just do it 
as 0 1 0 1 x00 1 1. But in signed multiplier. there are some inversed terms inside. If these 
terms are not the corresponding partial products that should be inversed, incorrect result 
will occur. Also, the individual "I" also needs to appear on correct place. For example, if 
using the signed multiplier to multiply two signed operands 101 and 01 1. calculating 
them as 0101 and 001 1 will cause wrong result. The reason is for a 3x3 signed 
multiplication process. XrYo, X2YI, X I  Y2, and XoY2 should be inversed and the individual 
"1.' should appear in the column containing X2Y1. So unlike unsigned multiplier. signed 
multiplier cannot be automatically reconfigured for different input precisions. 
Commonly used method to solve this problem is sign extension. Sign extension is 
to repeat the sign bit to fill  the vacant high order bits in the operand until the length of the 
operand matches the length of multiplier. For the example in last paragraph, instead of 
0101 xOO1 1. 1 101 ~ 0 0 1 1  should be used. The problem of sign extension method is that the 
extended sign bits are totally redundant and will cause more power and delay. When the 
difference between the length of multiplier and the length of operands is large. for 
example, calculating signed number 1 1 x 1 1 using a 16x 16 multiplier, a lot of extended 
bits are in logic high. These bits will cause significant redundant power dissipation. The 
use of sign extension will also make the signed multiplier lose the natural power 
awareness as that exists in unsigned multiplier. 
3.2 2-Dimensional Pipeline Gating Technique 
Kim et al., [46] introduced a clock gating method to design reconfigurable 
multiplier. This method is to selectively disable pipeline stages by gating clocks and to 
select correct results by multiplexers. Very little additional area cost is needed (only 
several AND2 gates and multiplexers) to implement this technique. Good power and 
latency saving can be achieved due to the reduced switching activities of registers in 
corresponding pipeline stages. The outputs of the multiplier are selected from different 
stages to ensure the correctness and obtain latency reduction. The basic idea of this 
method is shown in Fig. 1 1. This technique can be seen as 1 -dimensional pipeline gating 
because it only considers gating clocks to unnecessary stages along data flow direction. 
As the computational width of multiplier growing from 4-bit. 8-bit. to 32-bit and 64-bit. 
I -dimensional pipeline gating is far from enough. 
Figure 1 1 .  I -Dimensional pipeline gating technique 
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2-D pipeline gating is to gate clock to the registers in both vertical direction (data 
flow direction in pipeline) and horizontal direction (within each pipeline stage). while 1 - 
Gating 
D pipeline gating technique gates clock in vertical direction only. The principle of 2-D 
pipeline gating technique is shown in Fig. 12. 
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Figure 12.2-Dimensional pipeline gating technique 
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In the I -D pipeline gating scheme shown in Fig. 11, the system clock is gated by 
different gating signals to generate sub-clocks. Each sub-clock is connected to one 
pipeline stage and drives all registers in that stage. If under a certain case the results 
could come directly from stage 3, then the Goring Signal 4 is set effective and ('lock 4 is 
disabled. The output of register 3 is then bypassed through a multiplexer. which is also 
controlled by the clock gating signals, to the system output. Since the Clock 4 is disabled. 
the total number of switching is reduced. Also, since the system output now comes from 
stage 3 instead of stage 4, the pipeline latency is reduced. 
In a real pipeline, the data going through a register in a certain pipeline stage is 
most likely to correlate with the data going through the register in the previous stage. So 
if under a certain case one pipeline stage could be disabled, some of the registers in its 
previous stage may also be redundant and could be disabled too. This happens especially 
in such pipelines in which only some data are processed in this stage. others are just 
passed to the next stage. Computer arithmetic circuits like multipliers and adders always 
contain such pipelines [47]. By applying 2-D pipeline gating technique to these circuits, 
significant power saving can be achieved. 
In the 2-D pipeline gating scheme shown in Fig. 12, when under a certain case 
pipeline stage 4 could be disabled, some of the registers in previous stages (the first two 
registers in stage 1, 2, and 3) could also be disabled if the data going through them was to 
be processed only in stage 4 thus is no longer useful. These registers can be disabled by 
using C,'lock 4 as their clock inputs. For the same reason, if stage 3 needs to be disabled. 
the third and fourth registers in stage 1 and 2 could also be disabled. The total number of 
transition is further reduced compared to that in 1-D pipeline gating system. As the 
number of registers in each stage as well as the total number of stages in the pipeline 
(pipeline depth) increase. this further benefit becomes more and more significant. As 
shown later in this chapter. the 16-bit unsigned multiplier using 2-D pipeline gating has 
more than 54% power saving over the same multiplier using 1-D technique. And this 
number is 55.6% for signed multiplier. 
3.3 Power-aware Unsigned Array Multiplier Design 
To design power-aware pipelined multiplier using 2-D pipeline gating technique. 
firstly the multiplication process should be examined. The 4x4 unsigned multiplication 
process is shown in Fig. 10. 
In ~ i g ,  10, X and Y are inputs while S is the output. When the input precision is 4. 
for example, calculating 1 1 1 1 x 1 1  1 1, S is generated based on all inner partial products. If 
the input precision is 3, for example, calculating 01 11x01 11, the partial products 
containing X3 or Y3 are all zero (these products are enclosed by a circle in Fig. 101, and S 
only has six digits instead of eight. From a reset-to-zero state, there is no need to let 
registers propagate these zeros because the reset state of register is zero. So clocks 
connected to these registers can be disabled. If the input precision is 2, for example. 
calculating 00 1 1 x0011. the partial products containing X2 or Y2 (the ones enclosed by a 
rectangular in Fig. 3) can also be disabled. If the input precision is 1 as 0001 ~0001.  the 
partial products enclosed by an ellipse in Fig. 10 containing XI or Y ]  can be disabled. As 
the length of output S decreases, the number of necessary pipeline stages is also reduced. 
The circuit structure of a 4-bit pipelined unsigned array multiplier using 2-D pipeline 
gating technique is shown in Fig. 13. 
Gat ln~  Signal 1 Clock 
Figure 13. A 4-bit pipelined unsigned array multiplier using 2-D pipeline gating 
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In Fig. 13, "HA" represents half adder; "FA" represents full adder; "Reg" 
represents register: "n- 1 " represents n-to- 1 multiplexer. Current input precision 
information is provided through four gating signals from CPU. These signals are 
combined with system clock to generate four sub-clocks, which are connected to the 
corresponding registers in all pipeline stages. Under a certain input precision. one or 
more sub-clocks may be disabled. The registers connected to these sub-clocks will not 
function during the calculation. The multiplexers select correct outputs fiom 
corresponding stages. For example, while performing 0001 x 0001, only S,, has useful 
value. This value is selected from the stage right after the AND matrix. Except for this 
register and the two registers in the first stage for Xo and Yo. all other registers do not 
function because their clocks have been disabled. The power dissipation is reduced 
significantly. The output So is from the first stage after the AND matrix instead of the 
eighth one, thus the pipeline latency has also been reduced by a factor of eight. 
The detection of current input precision is a typical interrupt-response scheme for 
a CPU. For example, when the user of digital camera pushes the button to reduce the 
resolution. an interrupt is sent to the CPU. Then CPU reads the corresponding register 
and sets up the clock gating signals based on the register value. So the additional area 
cost is very low, just a few AND gates and some multiplexers are needed. The clock 
gating signals are also used as the control signals of these multiplexers. 
Based on the discussion above, a set of unsigned array multipliers were designed. 
The computation lengths of these multipliers are 4-bit, 8-bit. and 16-bit, respectively. 
Both I-D and 2-D pipeline gating techniques have been applied to each multiplier. These 
nine multipliers were synthesized by Synopsys Design Analyzer and simulated in 
Powermill. During the simulation, the multipliers were given data in difTerent input 
precisians. The power dissipation were recorded and compared. The simulation result 
comparisons are shown in Fig. 14 to 17. 
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Figure 1 4. Average power comparison o f  4-bit unsigned multipliers 
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Figure 1 5.  Average power comparison of 8-bit unsigned multipliers 
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Figure 16. Average power comparison of 16-bit unsigned multipliers 
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Figure 17. Peak power comparison of 16-bit unsigned multipliers 
In Fig. 14 to 17, "Original" represents the simulation data of the unchanged 
pipelined designs; "I -D" and "2-D" represent the simulation data of the designs using 1 - 
D and 2-D pipeline gating techniques, respectively. 
From these figures. several observations are made: 
1. Among all three multipliers, the designs using 1-D and 2-D pipeline gating 
techniques have lower power dissipations compared to the original designs 
under different input precision. 
2. Among all three multipliers. the designs using 2-D pipeline gating techniques 
show significant power savings over the corresponding designs using 1-D 
pipeline- gating technique. This advantage is not large in 4-bit multiplier ( 1 4.3% 
under equal input precision probability), but becomes much greater in 8-bit 
multiplier (4 1.5% under equal input precision probability). and is quite 
significant in 16-bit multiplier (54.4% under equal input precision probability). 
As shown in Fig. 14 to 17, the data of designs using 1-D pipeline gating 
technique show convex curves while that of designs using 2-D pipeline gating 
technique show concave curves. The reason for this difference is that as the 
length of multiplier goes up, the number of registers in horizontal direction as 
well as in vertical direction increases sharply. I-D pipeline gating technique 
only deals with the vertical pipeline stage increment. while 2-D pipeline gating 
technique controls the registers in both directions. For example, in a 64x64 array 
multiplier, there will be 65536 registers in the pipeline stage right after the AND 
matrix. When this multiplier is performing 1x1 multiplication, only the last 
register containing .YOYO has useful value. Since 1-D technique only gates the 
clocks to the rest of the stages, these 65536  registers will all be functioning. In 
2-D pipeline gating technique, on the other hand. only the register containing 
useful data will be functioning; all other 65535 registers are disabled. Actually, 
the largest difference between these two techniques occurs when the current 
input precision is half the designed precision. Under this case. there are lots of 
registers in middle pipeline stages that are propagating redundant zeros. I-D 
technique cannot deal with them. But 2-D pipeline gating technique has the 
ability to disable them accurately. 
3. The overhead of implementing 1-D and 2-D techniques are the same. I t  is very 
small (0.03% in 16-bit multiplier). 
4. peak power dissipation affects the system reliability in operating under power 
constraints. 1-D and 2-D pipeline gating techniques both have the ability to 
reduce system peak power dissipation. But the same as average power 
dissipation, 2-D technique has great advantage over 1-D technique under 
different input precisions. 
The pipeline latency reduction of the designs using 1-D and 2-D pipeline gating 
techniques is the same. The comparison data of latency saving as well as other data are 
shown in Table 2. 
Table 2. Data comparison table of unsigned multipliers 
16-bit 
Average power saving 
8-bit Multiplier length 
25.7Yo 
66.290 
54.4% 
Under equal input 
precision probability 
Overhead 
4-bit 
Peak power saving 
27.8% 
57.8% 
4 1 .5'/0 
I -D  vs. Original 
2-D vs. Original 
2-D VS. I D  
3.4 Power-aware Signed Array Multiplier Design 
29.5% 
39.6% 
14.3Oio 
44.1% 
44.1% 
0.03% 
0.03% 
To solve the sign extension problem and make the signed multiplier have good 
26.1% 
67.3% 
55.8% 
39.1 % 
39.1 % 
0.0296 
0.02% 
1-D vs. Original 
2-D vs. Original 
I -D 
2-D 
power awareness, several important analysis and modifications beside the 2-D pipeline 
gating technique have to be made. A selective method is proposed in this section. The 
pipeline stage right after the AND matrix stage of a 4x4 power-aware signed multiplier is 
shown in Fig. 18. 
Latency reduction 
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Figure 1 8. The first pipeline stage after AND matrix in 4x4 power-aware signed 
multiplier 
In Fig. 1 8 the partial products &Yo, X3Yl, X3 Y2, XoY3, X I  Y3, and X2YJ are inversed 
by connecting to NAND gates. Another input (not shown in Fig. 18) called consr - in is 
added to the proper adder as the individual "1 ". Inner products X2YI. A', Y2, Xol>, 'Y2 )',. 
'T 
XoYl, and XIYO are connected to 2-to-1 multiplexers with their inversions. These 
multiplexers are controlled by different control signals indicating the current input 
precision. These signals are just as the clock gating signals issued by CPLJ. The outputs 
of these multiplexers along with all other outputs of ANDMAND gates are connected to 
the registers forming' next pipeline stage. These registers, just as designing power-aware 
unsigned array multipliers, are connected to different gated clocks controlled by clock 
gating signals based on current input precision. 
When current input precision is 4x4, all multiplexers are switched to the non- 
inversed data; all four types of clocks are enabled; the const-in bit is set to logic high. 
Then the multiplier is able to perform 4x4 signed multiplication as shown in Fig. 9. 
When current input precision is 3x3. the multiplexers for X2Yl. XIYr ,  .Y0Y2. and 
X2YI are switched to their inversed data; C'LK-3 is disabled; the const-in bit is set to logic 
low. Note that the clock connected to the output of NAND gate whose input is X3Yo is 
C'LK-2, not CLK-3. Since X3 and Y3 are all zero. this NAND gate will generate logic high. 
This " I "  becomes the individual "1" needed for 3x3 multiplication. 
When current input precision is 2x2,  the multiplexers are all switched to the 
inversed data: both ('LK-2 and CLK-3 are disabled; the const-in bit is still logic low. For 
the same reason, the clock connected to the output of NAND gate whose input is XrY,, is 
(%K-I, not CLK-2. This bit becomes the individual " I "  for 2x2 multiplication. Note. 
there is no 1 x 1 multiplication for signed multiplier because there has to be a sign hit. 
By applying the modifications above, the 4x4 pipelined signed multiplier is able 
to perform 3x3 and 2x2 multiplication without sign extension. During 3x3 and 2x2 
multiplicatiod process, the gated registers will not function, so that the power dissipation 
is saved. Also. the redundant power dissipation caused by sign extension is avoided. The 
same as in applying I-D or 2-D technique on unsigned multipliers; the output bits can be 
selected from different pipeline stages prior to the last stage. So the pipeline latency can 
.also be reduced. 
Based on the technique described above, just as the testing scheme of unsigned 
multiplier. nine pipelined signed array multipliers with lengths of 4-. 8-. and 16-bit are 
designed as original architecture, the designs using 1 -D pipeline gating technique. and the 
power-aware designs using 2-D pipeline gating technique. All designs are also 
synthesized by Synopsys Design Analyzer, and then simulated in Powermill. The results 
comparisons are shown in Fig. 1 9 to 22. 
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Figure 19. Average power comparison of Cbit signed multipliers 
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Figure 20. Average power comparison of 8-bit signed multipliers 
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Figure 2 1 .  Average power comparison of 16-bit signed multipliers 
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Figure 22. Peak power comparison of 1 6-bit signed multipliers 
From Fig. 19 to 22 several observations could be made: 
1. The same as in unsigned multiplier results. the 2-D designs have great advantage 
over the other two groups in terms of average and peak power dissipation. There 
are two reasons for this difference: one is the same as in unsigned multiplier 
design, which is, 2-D technique not only gates the redundant pipeline stages like 
1-D technique does. but also disables the unused registers within the useful 
pipeline stages. The other reason is the use of sign extension brings more 
switching to 1-D designs. But the 2-D power-aware designs do not have this 
problem. In 16-bit multiplier. the 2-D design has 55.6% average power saving 
and 55.8% peak power saving over the design using 1 -D technique. 
2. The overheads of the 2-D designs are a little larger than that in unsigned 
multiplier. But they are still very small, only 0.23% in 16-bit design. 
The latency reductions of the 2-D designs are the same as those designs using 1 -D 
technique. The comparison in data form is shown in Table 3. 
Table 3. Data comparison table of signed multipliers 
Multiplier length I 4-bit 8-bit 16-bit 
1Jnder equal input 
precision probability 
Overhead 
-- 
Average power saving 
21.1(>0 
65 .Oo/o 
55.6'6 
1 9.4?/0 
55.3% 
44.6?/0 
I -D  vs. Original 
2-D vs. Original 
2-D vs. 1 D 
16.0% 
26.5% 
12.5% 
Peak power saving 
21.7% 
65.496 
5 5.8'/0 
20.6% 
55.60;0 
44.0°/o 
I -D  vs. Original 
2-D vs. Original 
2-D VS. 1 D 
17.5% 
28.4% 
13.1% 
Latency reduction 
44.190 
44. l "/u 
0.0 I O/o 
0.23% 
39.1% 
30.1 % 
O.03'%0 
0.10% 
I-D vs. Original 
2-D vs. Original 
l -D 
2-D 
36.1% 
36.1% 
0.15% 
0.52% 
3.5 Application of Power-aware Multipliers on FIR Filter Design 
As an application of power-aware multipliers, a high-throughput, power-aware 
FIR filter design method is introduced in this section. FIR filters are essential elements in 
DSP systems. There are different implementations of FIR filters. To shorten the critical 
path in order to achieve high throughput, Data-Broadcast structure is used in this section 
[48]. A 3-tap Data-Broadcast FIR filter is shown in Fig. 23. 
Figure 23. Data-broadcast structure of FIR filter 
There are three multipliers and two adders. The input-output relationship is shown 
The dashed line in Figure 23 shows the critical path. The length of this critical 
path is ThI +T.,, where Tn, is the time taken for multiplication and T., is the time taken 
for addition. The period of operating clock must be longer than this length. This results in 
a very low clock rate. If this FIR is used in a real-time application. the sampling 
f r e q ~ e n c y . . f ~ , , ~ .  must be less than the operating frequency of this FIR filter, that is 
To improve the throughput of the FIR filter, one commonly used method is to 
pipeline the multipliers. Since the multiplication time TM is usually much larger than the 
addition time TA, much shorter critical path length can be achieved by carefully balancing 
the pipeline stages. Figure 24 shows a pipelining scheme for FIR filter. 
Figure 24. Improve the throughput of FIR by pipelining multipliers 
In Fig. 24, each multiplier in Fig. 16 is divided into two pipeline stages. A series 
of registers is added between the two sub-multipliers. The time taken by each stage of the 
multiplier is denoted by Trill and Tnc, respectively; and the delay time in the added 
registers is denoted by Tm. If the pipeline is perfectly balanced so that 
T',, = T,,, + T,,? + T,, the critical path shown as dashed line in Fig. 24 is much shorter 
than that of Fig. 23. 
By pipelining multipliers can only achieve limited throughput improvement. 
Assume the number of pipeline stages that the multipliers in Fig. 24 can be divided to 
approaches infinity: the slowest stage will contain the adder and a very small part of 
multiplier. So the length of critical path is approaching Tn. When the word length of input 
data and coefficients is short, TA is small enough for the FIR to operate in high sampling 
frequency. In recent years, the word length of FIR filter has been growing from 8-bit. 16- 
bit, up to 32-bit and 64-bit. Under long word length condition. addition also takes 
significant time. Instead of pipelined multipliers. adders become bottleneck in these FIR 
filters under such conditions. 
To further improve throughput of FIR filters, the critical path in addition process 
needs to be shortened too. So adders, as well as multipliers. need to be pipelined. 
Pipelining one adder changes the timing relationship between the two inputs of the next 
adder. Unlike pipelining multipliers, which doesn't change the relative tinling sequence 
between adder inputs. pipelining adders just likes adding delay elements to the paths 
between adders. So additional delay elements need to be added between next adder and 
its corresponding multiplier. The goal is to maintain the timing difference between the 
two inputs of the adder as one clock cycle. The revised FIR filter structure is shown in 
Fig. 25. 
Figure 25. Revised adder pipelining scheme 
For a balanced pipeline design, each pipeline stage takes almost the same 
calculation time. By fine-grain pipelining multipliers and adders, very high throughput 
can be achieved. For an N-tap FIR filter, if the multipliers are divided to M pipeline 
stages, and the adders are divided to P pipeline stages, the FIR filter structure is shown in 
Fig. 26. 
Figure 26. N-tap FIR filter structure by pipelining multipliers and adders 
Along with the achieved high throughput, pipelining multipliers and adders also 
causes two problems. Firstly the power dissipation will become larger because some 
registers are added between the pipeline stages; secondly the total latency from the input 
to output also becomes larger because the pipelined addition paths are longer. To solve 
these problems. 2-D pipeline gating technique is used to design power-aware multipliers 
and adders. These elements are able to scale their power and latency with the changing of 
input precision. To maintain the correctness of the calculation. 2-D pipeline gating 
technique needs also be implemented on the additional delay elements to select output 
from the corresponding pipeline stage thus keep the timing relationship. Based on these 
discussions. a set of 4-tap FIR were designed and tested. The word length of input data 
and coefficients are all 16-bit. So the multipliers are 16x 16 and the adders are 32x32. 
These designs are synthesized by Synopsys Design Compiler and then simulated in 
Powermill. The simulation results are shown in Fig. 27-29. 
Input Precision 
Figure 27. Average power dissipation of the designed FIR filters 

1. The throughput of the pipeline is determined by the slowest stage. Since 
multipliers and adders are fine-grain pipelined. the delay in each pipeline stage 
is very small. The technology used in synthesis process is 0.24pm static CMOS 
logic. Simulation results show that the designed FIR filter is able to work under 
1.25GHz clock rate. If using dynamic gate or transistors of smaller channel 
length. even higher throughput is expected. 
2. The same as in multipliers design, the average power dissipation as well as peak 
power dissipation are significantly reduced by applying 2-D pipeline gating 
technique. The power reduction rate of 2-D design is much better than that of I - 
D design. 
On reducing pipeline latency. I-D and 2-D gating techniques have the same rate 
of advantage. By selecting the correct outputs from corresponding stages. the total 
pipeline latency is significantly reduced. 
CHAPTER FOUR: IMPROVE ENERGY AWARENESS OF NCL 
CIRCUITS 
4.1 Energy Aware Problem In NCL Circuits 
In CMOS circuit, if ignore leakage and short-circuit energy. the energy 
dissipation is proportional to the number of switching. A well-known formula for energy 
consumption is 
where (' is the gate load capacitance. Vdd is the supply voltage, and Nzdm is the number of 
gate switches [49). 
In Boolean logic, there is no Null state. All Data states are adjacent to each other. 
So if the current data value is the same as the previous one, there is no transition. For 
example, in a multiplication cycle, starting from reset-to-zero state, if one or more left 
most bits of the two multiplicands are zero. the energy dissipation will be smaller than 
that of all bits are one. 
But in NCL multi-rail encoding logic, the situation is quite different. Figure 30 
shows the energy dissipation versus different input precisions of an 8x8  NCI, dual-rail 
mu1 tiplier. 
Input Precision (bits) 
Figure 30. Energy dissipation of 8x8 dual-rail multiplier in different input precisions 
From Figure 30 it is clear that the energy dissipated in different input precisions 
are almost the same. The reason is that in NCL multi-rail encoding. Data states are 
separated by Null states so that no two adjacent states could be the same. And from the 
encoding truth table, Data 0 is the same as Data 1 in terms of switching activity. From a 
Null state to next Data state. no matter Data 0 or 1, one wire will switch to logic high. 
When next Null state comes, this wire will switch to logic low. So in 
0000000 1 x0000000 1 calculation, although all other bits in the output are Data 0's except 
the least significant one, the total number of switching is the same as that in 
1 1 I 1 1 1 1 1 x l 1 1 1 1 1 1 1.  This is the major problem to design energy-aware circuits in NCL 
multi-rail encoding logic. 
4.2 Signal Bypassing & Insertion 
4.2. 1 Sienal Bypassing & Insertion Technique 
In order to make energy-aware design, the number of switching must be reduced 
with the changing of input precisions. To reduce the number of switching in multi-rail 
encoding circuit, some adjacent state pairs must be the same. Since for any Data state. its 
previous and following states are all Null state, if Null could be used as Data 0 in some 
Data states, the number of switching could be reduced. For example, in a multiplication 
cycle, used Null instead of Data 0 in the unused left most bits of the multiplicands. More 
specifically. for a 3x3 multiplier, while calculating 01 1x01 1, this multiplier is actually 
working as a 2x2 multiplier. If N 1 1 xN I 1 could be used, where N represents Null, the 
energy dissipation should be reduced. Unfortunately, this simple thought does not work 
in most of the cases. Figure 3 1 demonstrates the problem in multiplication. 
Figure 3 1. 3x3 multiplication 
Figure 3 1 shows a 3x3 multiplication. X and Y are inputs while S is the output. 
Now Null is given to X2 and Y2 while Data 1 is given to the rest of input bits. Then lY21',j 
and XoY2 will also become Null instead of Data 0. So S2, the addition of X2Yo. ,&Y2 and 
XI)'/.  will become Null instead of the correct result. Also, since X2Y1 and XlY2 are both 
Null, S3 will also become Null instead of the correct result. So the result is incorrect. 
The reason for the failure is that in a Data state. when the inputs of a functional 
block contain both Data and Null, the output of this block is most likely to be incorrect. 
But since these Null inputs suppose be Data 0 in regular calculation. the output of these 
blocks should be Data. 
To solve this problem while still using Null as part of the inputs. a technique 
named Signal Bypassing & Insertion is proposed in this section. Signal Bypassing is to 
let the Data input of a block "bypass" this block to the output when the other inputs of 
this block are all Nulls. Signal Insertion is to insert a Data 0 as the input of a block to 
replace a Null input when at least two of other inputs of this block are Data. Signal 
Bypassing & Insertion guarantee the correctness of circuit operation while reducing the 
number of switching. Figure 32 illustrates the implementatio~~ of this technique to 3x3 
multiplier. 
Figure 32. Signal bypassing & insertion illustration 
In Figure 32. to perform N 1 1 xN 1 1. since XrYn and XnYr both should be zero in 
0 1 1 x011. X I  YI  could be "bypassed" to the sum of this adder to be added up with the carry 
coming from Sl to calculate S2. Also, since X2Yl and XI Y2 both should be zero in 0 1 1 xO 1 1 . 
a zero could be "inserted" to the sum of this adder and to be added up with the carry 
coming from S2 to calculate the correct LS'3. After these two adjustments, N 1 1 xN 1 1 can be 
used as 01 1 xOl 1 to saving energy while maintaining the correctness of the calculation. 
The circuit implementation is shown in Figure 33. 
Figure 33. Implementation of Signal Bypassing & Insertion on 3x3 n~ultiplier 
In Figure 33. HA means half adder; FA means full adder: GEN-S5 is a functional 
block to calculate Sj. Two 2-to-1 multiplexers are used to interleave data paths from 3x3 
to 2x2 operation. One control signal is added to control the operation of multiplexers. 
This control signal comes from the central control unit of the whole device. This unit is 
able to "know" the current input precision and set up the control. So the device prior to 
this multiplier is able to provide Nulls to unused left most bits of the multiplicands and 
the following device is able to select the useful bits from the result of this multiplier. 
Signal Bypassing & Insertion is a gate-level energy-aware design technique that can be 
used to design energy-aware NCL multi-rail encoding circuits. 
4.2.2 Design Examples Of Signal Bypassing & Insertion 
4.2.2.1 Energy-aware Pipeline Components 
Pipeline structure is widely used in modem digital circuit design. 'T'he basic 
pipeline components in NCL circuit include registers and hand-shaking signal generators. 
For a pipelined circuit to be energy-aware. these pipeline components must he controlled 
by the central energy-aware control unit as well as the combinational logic circuits 
between the registers. The basic structure of NCL pipeline components is shown in 
Figure 34. 
1 Outo 
Figure 34. NCL pipeline components 
In Figure 34, N inputs and N outputs of the registers are encoded in dual-rail logic. 
KI and KO are handshaking signals. KI is to inform the registers that the following stage 
has completed its storing step while KO is to inform the previous stage that these 
registers have completed a storing step. There are three kinds of threshold gates in Figure 
34: TH22XO. THI 2x0 and Inversed-THnnXO. The output of TH22XO is logic high only 
when the two inputs are both high, and the output is logic low only when the two inputs 
are both low, otherwise the output remains unchanged. The behavior of TH12XO is just 
like an OR gate. The output of Inversed-THnnXO is logic high only when all n inputs are 
logic low, and the output is logic low only when all n inputs are logic high, otherwise the 
output remains unchanged. Suppose the circuit is now in a Null state, all signals are logic 
low except KO. When all inputs become Data and KI becomes logic high. the outputs 
become Data. Since in dual-rail encoding, one of the two rails will be logic high in a Data 
state, the outputs of all TH 12x0 gates become logic high. When all outputs become Data, 
the inputs of Inversed-THnnXO are all logic high. Then KO becomes logic low indicating 
this Data storing step is complete. The Null storing step has the inverse procedure: when 
the inputs and KI are all Null, the outputs of the register and TH12XO gates are all logic 
low. When all outputs become Null. KO will become logic high indicating this Null 
storing step is complete. 
From these procedures it could be noticed that if the input precision has changed 
and some inputs are given Null instead of Data in a Data storing step, the registers "do 
not care". The corresponding outputs are automatically Nulls without changing of circuit 
structure. The problem lies in the KO generation circuit. also called completion circuit. In 
a Data storing step. when some of the inputs are replaced by Null. the outputs of the 
corresponding TH12XO gates are logic low instead of logic high. So the inputs of 
Inversed-THnnXO gates are not all logic high. KO will not become logic low. That means 
this Data storing step is never complete. Using Signal Bypassing & Insertion technique, 
two circuit structures are designed to solve this problem. The first one uses (N-1) 
multiplexers to selectively block the incorrect inputs to the lnversed-THnnXO gate and 
make the design fully scalable to the changes of input precision. The sample circuit 
structure is shown in Figure 35(a). This method adds too many additional circuits. To 
simplify this structure. the other one divides the inputs to several groups. Since the largest 
I'HnnXO gate is TH44X0, each group has four inputs. The changing step of input 
precision is limited to four so that only the completion output of each group needs to be 
N 
selectively blocked. So the number of  multiplexers reduces to - . The sample circuit 
4 
structure is shown in Figure 35(b). 
Figure 35(a). Energy-aware pipeline components - Fully scalable design 
Input 4-0 
b-- 
Input 4-1 
b "I, 
Input 5-0 
7 
b 
Inpclt 5-1 
+ 
Input 6-1 
+-- -. Ou 6 1  
Figure 35(b). Energy-aware pipeline components - Quasi-scalable design 
These design methods are implemented to design 16-bit pipeline components. The 
simulation results of energy dissipation and energy-delay product of these designs are 
shown in Figure 36. Figure 36(a) is the energy dissipation comparison and Figure 36(b) is 
the energy-delay product comparison. 
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Figure 36(a). Energy dissipation comparison of  different designs of  pipeline components 
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Figure 36(b). Energy-delay product comparison of  different designs of  pipeline 
components 
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In Figure 36. "Regular" means the original none-energy-aware design: "Quasi" 
means the quasi-scalable design": "Full" means the fully scalable design: "Perfect" 
means the specific design that only performs operation of the designed input precisions. 
Several observations could be made from these figures: 
1 ) Like energy-aware multiplier designs, in fewer input precision operation both 
fully and quasi-scalable designs show better energy dissipation and energy- 
delay product than original design. With the input precision increasing, the 
additional circuits in fully and quasi-scalable designs make them dissipate 
more energy than the original design. 
2) The amount of additional circuits in fully scalable design is so large that in 
half of the situation the fully scalable design is worse than the original one in 
terns of energy-delay product. Considering the increased complexity and area, 
this design method doesn't show any benefit. But the quasi-scalable design 
has successfully solved this problem by compromising between the scalability 
and cost. Figure 8 shows in most of the cases, quasi-scalable design is better 
than the original one. 
4.2.2.2 Energy-aware Multiplier Design 
Using the technique described in Section 4.2.1, an 8x8 array multiplier is 
designed. The structure of the array multiplier is shown in Fig. 371471. This multiplier is 
fully adaptive to perform energy efficient calculation. Given different input precisions. 
this multiplier is simulated using Cadence SPICE simulator to get the energy and delay 
information. Figure 38 is the delay, energy and energy-delay product results of this 8x8 
multiplier. 
Figure 37. Array multiplier structure 
Input Precision (bits) 
Figure 38(a). Simulation results of  8x8 multiplier - Delay comparison 
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In these figures, "Bypass" represents the simulation data of the designs using 
Signal Bypass & Insertion technique. These designs use Null to replace the redundant 
zeros in the high order bits of the multiplicands. "Traditional" represents the data of the 
original designs. which only use Data 0 and Data 1. "Perfect" represents the data of 
specially designed multipliers that only perform multiplication of the designed input 
precisions. For example, a 7x7 multiplier only performs 7x7 multiplication. The energy 
dissipation and delay of these "perfect" designs are the best because they consume only 
as much as energy and delay as their scenarios demand. 
From these figures, several observations are made: 
1) For energy dissipation, Bypass designs show great advantage over Traditional 
designs in fewer input precision multiplications. The reason for this advantage 
is that the existence of Nulls in high order bits of the multiplicands reduces the 
total number of switching. As the number of input precision increases, this 
advantage reduces due to the additional energy dissipated in multiplexers. At 
the designed input precision, Bypass designs dissipated more energy than 
Traditional designs. But in most of the situations, Bypass designs can save lots 
of energy. 
2) For delay, Bypass designs also show significant advantage over Traditional 
designs in fewer input precision multiplications. The reason is that Bypass 
designs don't need to wait for the calculations of Data 0 in the high order bits 
of the output to complete. The same as that of energy. this advantage also 
reduces with the increase of input precision due to the additional delay in 
multiplexers. But in most of the situations, Bypass designs are faster. 
3) Energy-delay product is a comprehensive measurement of circuit performance. 
The results of energy-delay product indicate the same trend as that of energy 
and delay: In most of the input precisions. Bypass designs are much better. 
Bypass design needs some additional multiplexers to implement signal bypass & 
insertion. It can be easily calculated that for a KxK array multiplier, maximum (K-2) 
multiplexers are needed for signal bypassing and maximum (K-2)2 multiplexers are 
needed for zero insertion. So total (K-2) x (K-1) multiplexers are needed in maximum. 
Because for a KxK multiplier, o(IC2) adders are needed for calculation and there are 
fewer transistors in a 2-to-1 multiplexer than that in an adder. the additional area cost is 
bounded. Also, the area cost can be further reduced by merging zero insertion 
multiplexers as shown in Figure 39. 
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Figure 39. Area reductions in Mutiplexer 
(a) Before reduction 
After reduction 
In Figure 39(a). two zero-insertion multiplexers controlled by same control signal 
are shown. Because when the control signal is effective, the outputs of both nlultiplexers 
are Data 0 (in dual-rail logic), these multiplexers could be merged into one multiplexer as 
shown in Figure 39(b). For a KxK multiplier, all (K-2)' zero insertion multiplexers could 
be replaced by (K-2) merged multiplexers. 
4.2.2.3 Energy-aware Counter Design 
Counter is another important functional block in digital designs. Depending on a 
control signal. a counter can let the previous output data increase by one or remain the 
same. Since in the increment circuit, any input bit only used to calculate higher order hits 
and does not affect lower order bits, Null can be used directly to replace the redundant 
zeros in leH most bits. But for multi-rail encoding circuit, the counter must be able to 
generate Data-Null sequence. The structure of a NCL counter is shown in Figure 40 1501. 
Figure 40. NCL counter structure 
NCL 
From Figure 40 it is clear that energy-aware NCL pipeline components must also 
be used in counter design. Four combinations of the increment circuit and pipeline 
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components. original increment circuit with original pipeline components (Regular & 
Regular), new increment circuit with quasi-scalable pipeline components (New & Quasi), 
new increment circuit with fully scalable pipeline components (New & Full), and 
specifically designed increment circuit with corresponding pipeline components (Perfect), 
are tested. Simulation results of energy and energy-delay product comparison are shown 
in Figure 41 (a) and (b), respectively. From Figure 41 it is clear that two new counters 
show better performance in terms of energy dissipation and energy-delay product in 
fewer input precision operations. Since quasi-scalable design used less additional circuit 
than fully scalable design, the counter built by new increment circuit with quasi-scalable 
pipeline components is the best. 
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Figure 4 1 (a). Comparison of different designs of counters - Energy dissipation 
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Figure 4 1 (b). Comparison of different designs of counters - Energy-delay product 
comparison 
4.3 Zero Insertion Technique 
Signal Bypassing & Insertion is for unpipelined NCL circuits. In this section. 
another technique named the Zero Insertion is proposed to design energy-aware bit-wise 
completion pipelined arithmetic circuits. While maintaining the speed-independency, 
both energy dissipation and delay are reduced. 
4.3.1 Bit-wise Completion 
Completion strategy is part of the handshaking protocol in NCI. circuits. The 
function of completion detection is to generate correct request/acknowledge signal to 
previous pipeline stage indicating the state of current stage. There are two major 
completion-detecting strategies in NCL: full-word completion and bit-wise completion. 
Figure 42 shows the difference between these two strategies. 
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Each NCL register in Fig. 42 has two inputs and two outputs. Besides Dataln (In) 
and DataOut (Out) in dual-rail format, each register has a KI input and a KO output. The 
KI input is usually connected to the completion signal coming from the next stage, and 
the KO output is the completion signal of this stage that is usually connected to the hll 
input of the previous stage. In full-word completion, the completion signal for each bit in 
registeri is conjoined by the completion component, whose single-bit output is connected 
to all k-l lines of registeri.1. On the other hand, bit-wise completion only sends the 
completion signal from bit b in registeri back to the bits in register,., that took part in the 
calculation of bit h [50]. 
Bit-wise completion may require fewer logic levels than that of full-word 
completion, thus increasing throughput. It will never reduce throughput. since in the 
worst case aH the bits of registes.1 are used to calculate each bit of register,. such that the 
completion logic and therefore throughput does not change by selecting bit-wise 
completion rather than full-word completion [50]. In this section, bit-wise completion 
scheme is used to design energy-aware arithmetic circuits. 
4.3.2 Zero Insertion Technique 
Zero Insertion technique is for bit-wise completion circuit. To avoid the 
Incomplete Evaluation problem. for such blocks whose inputs contain both Data and 
forced Null, this technique is to "insert" Data 0's to the forced Null inputs of this block. 
Since in the original design, those forced Null inputs are supposed to be Data 0's. this 
insertion guarantees the correctness of circuit operation. Figure 43 illustrates the 
implementation of this "insertion" in a bit-wise completion register cell. 
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Figure 43. Zero Insertion illustration in a bit-wise completion register cell 
(a) Original bit-wise completion register cell 
(b) Revised bit-wise completion register cell 
The logic gates used in Fig. 43 are all threshold gates described in 1441. It can be 
seen in Fig. 43 that the only change from Fig. 43(a) to Fig. 43(b) is that Th22x0 gate is 
replaced by Th23x0 gate so that another control signal could be included in the circuit 
(Thl2xO is the same as an 2-input OR gate). By comparing the circuit structure of 
Th22x0 and Th23x0 in Fig. 44 and Fig. 45. respectively, it is clear that this change only 
costs 6 more transistors. But now a Data 0 can be easily inserted to replace the original 
Null output while the Cbnr signal is in logic high. So compared to the Signal Bypassing 
& Insertion techniques. the overhead in energy and delay could be significantly reduced. 
Figure 44. The circuit structure of Th22x0 
Figure 45. The circuit structure of Th23x0 
Figure 46. Illustration of Zero Insertion in 3 x3 multiplication 
As shown in Fig. 46, to perform Nl 1 xN11 with X2 and Y2 are forced to be Null. 
since X2Y0 and XOY2 both should be zero in 01 1x01 1, the forced Null value of these two 
terms are replaced by Data 0's. Also, since X2YI and XI Y2 both should be zero in 0 I 1 x0 1 I .  
Data 0 is also inserted to the sum of this adder to replace the forced Null. and to be added 
up with the carry coming from S2 to calculate the correct S3. After these two adjustments, 
N 1 1 xN 1 1 can be used to calculate 01 1 x011 in order to save energy while maintaining the 
correctness of the calculation. One control signal is added to control the operation of 
insertion. This control signal also comes from the central control unit of the entire device. 
The cost of this control signal generation will be discussed later in this chapter. 
4.3.3 Maintain The Speed Independency 
4.3.3.1 Speed Independency In NCL Circuits 
Circuits that satisfy the property of correct operation for arbitrary gate delays but 
allow isochronic forks in the interconnectin y wires are called speed-independent [5 1 1. A 
formal definition of speed-independency can be found in [52].  Using intermediate value 
(Null) and feedback strategy, NCL circuits are speed-independent. The basic operation of 
NCL. circuits is shown in Fig. 47. 
Camp I r t  i o n  s i ~ n . 1  I 
Figure 47. Operation of NCL circuit 
In Fig. 47 between every two pipeline stages, there is a combinational logic block. 
The completion signal from each stage to its previous stage indicates if the calculation 
and registration of this stage are finished. When a calculation is finished, the completion 
signal becomes "Request-for-Null". Then a set of Null is allowed to propagate through 
the previous stage of registers to the combinational block of this stage. After all outputs 
of this block become Null, the completion signal is set to "Request-for-Data". Then a set 
of Data is allowed to propagate to this stage. This Data-Null sequence operation is 
independent of all gates' delay so that speed-independency is kept. 
The generation of completion signal is shown in Fig. 48. There are n signals to be 
detected for completion. Each signal. represented by two wires. is detected by an inversed 
Thl2xO gate (Thl2bxO), which acts as an NOR gate. If the output of this gate is 1. the 
signal must be in Null state; otherwise the signal must be in Data state, no matter it is 
Data 0 or Data 1 .  Then all outputs of these Th12bx0 gates are connected to a ThnnxO gate 
whose output is the completion signal. Remember that the output of ThnnxO gate 
becomes 0/1 only when all n inputs to this gate are 0/1. So the completion signal is able 
to report current states of all n signals grouped by this ThnnxO gate. 
signal  
coml)lc t ion 
si g ~ i a  1 
signal n {-o-I 
Figure 48. Completion signal generation 
4.3.3.2 Selecting correct completion signals 
During the modification process to make NCL circuits energy-aware, the speed- 
independency may be lost due to the break of Data-Null cycle operation. A general 
structure that causes this problem is shown in Fig. 49. 
Figure 49. Example circuit to show the breaking of speed-independency 
Registers 1 to 4 form the input stage while registers 5 to 8 form the output stage. 
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Three functional blocks are in this stage; each has two inputs and two outputs. Suppose 
under a certain input precision, the inputs to register 1 and 2 are Data-Null cycles while 
the inputs to register 3 and 4 are forced to be Null all the time. To let block A generate 
the correct result. a Data 0 is inserted to register 3. So the outputs of block A and B are 
Data-Null cycles. But for block C, since one of its inputs is always Null, the outputs are 
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used to generate all four outputs in this stage, its completion signal must combine all four 
completion signals of registers 5 to 8. But the outputs of registers 7 and 8 are always Null. 
so their completion signals are always in "Request-for-Data" state and never become 
"Request-for-Null". Then the completion signal to register 2 will stay "Request-for-Data" 
because of the hysteresis property of the Th44x0 gate used to generate this signal, and the 
next Null state will never pass this register. Thus the Data-Null sequence is broken. 
To solve this problem and maintain speed-independency, corresponding 
completion signals from the next stage should be selected and generate the new 
completion signal to the previous stage due to different input precisions. A more specific 
example in multiplier design is "Edged adder". "Edged" adders are in the data path to 
generate the corresponding MSB of the output under certain input precision. From the 
circuit structure perspective, a 4x4 multiplication process is shown in Fig. 50 [50]. 
Figure 5 0 . 4 ~ 4  multiplication process in circuit perspective 
In Fig. 50 when performing 3x3 operation, the inputs of the two adders 
surrounded by circles will contain both Data 0's and Null. Since these two additions will 
never generate correct results. the following registers will keep sending "Request-for- 
Data" signals to the adders in the preceding stage. So the registers at the inputs of the 
adder performing "3 1 +22+ 13" and the adder generating & will never receive "Request- 
for- Null" signal and the Data-Null cycle will be broken. Same problem will occur to the 
adder surrounded by a square while performing 2x2 operation. 7.0 solve this problem. 
only the completion of the sum needs to be considered since the output carries of these 
adders are always zero. The new completion circuit is shown in Fig. 5 1.  The same control 
signal to switch the operation mode is used to select the correct completion signal. 
KO from sum Old KO 
KO from carry 
from sum 
from car 
~ont-8 New KO 
=E;?F@- 
Figure 5 1 .  Circuit to solve the "edged" adder completion problem 
4.3.4 Control sipnal generation and cost analysis 
To implement the Zero Insertion technique, several control signals are needed to 
switch the operation mode of the circuit. These signals come from the central control unit. 
They are also dual-rail encoded and sent in Data-Null sequences. One way to generate 
these control signals is shown in Fig. 52. 
Figure 52. Control signal generator 
Registers A and B are Reset-to Null registers, whose outputs become Null when 
the RESET signal is active. Register C is a dual-reset-register, the structure of which is 
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shown in Fig. 53. 
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Figure 5 3. Dual-reset-register 
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There are three types of threshold gates in Fig. 53: Th22dx0 is a Th22x0 gate that 
outputs logic high while its reset signal is active; Th22nx0 is a Th22x0 gate that outputs 
logic low while its reset signal is active; Thl2bxO is an inversed Th12xO gate. When the 
RI'SETO 
D i r i l  
K I 
quality condition changes, such as user presses a selecting button, the central control unit 
resets all these three registers by activating RESETO, RESETI, and RESET. Then it 
deactivates RESET and one of the other two. By choosing which one between RESET0 
and RESET1 remains active. the central control unit is able to set the output to Data O- 
Null sequence or Data 1 -Null sequence. thus controls the operation mode of the circuit. 
I 
Th22nxO Th 121,xO Th 1211x0 
- 1 ) 0 ~ 1 1  0 
I 
I 
The input completion signal from the target circuit acts as the handshaking signal. Totally 
18 threshold gates are used in this circuit. The overall additional area cost is very low 
compared to the area of the target circuit. For example. the area overhead caused by 
control signal generator of an energy-aware 8x8 Array multiplier is 8%. Since in both 
operation modes (Data 0-Null sequence and Data 1 -Null sequence). there will always be 
Th22nx0 Tt1121)xO 
I L' 
K O  
L)Oll t I 
RESET 1 rO- 
I 
some gates that are idle, the power overhead caused by control signal generator is even 
less. The power overhead will be shown and discussed with each design application. 
Another scheme is let the target circuit detect the current input precision and set up its 
operation mode. But it requires much higher additional area cost. 
As an example of the low area overhead of the Zero Insertion technique. the area 
overhead percentage comparison of Array Multipliers are shown in Fig. 54. These 
multipliers are fine-grain pipelined and are designed in different computation width. In 
Fig. 54 the overhead percentage goes down with the increment of computation width, and 
saturates at about 6.3%. Compared to the energy reduction rate shown in Fig. 59, this 
overhead percentage is very low. The exact transistor count of these multipliers are 
shorn in Table 4. 
1 ----- 7 - - 1  , , --r-T - -- T - - - T -  - 7  I 
3x3 4x4 5x5 6x6 7x7 8x8 9x9 10x10 11x11 12x12 13x13 14x14 15x15 16x16 
Computation Width 
Figure 54. Area overhead comparison of Array multipliers using Zero Insertion technique 
Table 4 Transistor count of Array multipliers using the Zero Insertion technique 
4.4 Design Examples And Simulation Results 
'. Using the Zero Insertion technique, the energy-awareness of NCL arithmetic 
Overhead 
Percentage 
8.99% 
8.85'/0 
8.82% 
8.63% 
8.40% 
7.80% 
7.40°0 
7.18"/0 
7 00% 
6.87% 
6.65'241 
6.40% 
6.27% 
6.27% 
circuits can be significantly improved. In this section, several design examples. including 
four types of 16-bit parallel adders, two types of parallel multipliers, and an 8x8 rank- 
Additional 
Transistor 
Overhead 
I48 
3 16 
532 
796 
1116 
1450 
1818 
2 198 
2 724 
3258 
3820 
4436 
5 1 06 
5836 
order filter. are illustrated. The simulation results of energy and latency from Cadence are 
compared. 
Original 
Transistor 
Count 
1646 
3570 
6034 
9226 
13256 
18556 
24562 
3063.1 
38780 
47448 
57410 
69322 
81430 
92942 
4.4.1 16-bit parallel adders 
Parallel adders are essential functional blocks in arithmetic circuits. There are 
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many algorithms for parallel adders. Four commonly used algorithms are chosen in this 
section: ripple-carry. carry-lookahead, carry-select, and carry-skip. The architectures of 
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these adders can be found in [53]. These 16-bit adders are designed in NCL, and then 
revised by implementing the Zero Insertion technique to improve energy-awareness. In 
the rest of this section. "original design" refers to the direct NCL implementation of a 
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circuit structure, and "energy-aware design" refers to the revised design by implementing 
the Zero Insertion technique. Note that in energy-aware designs. the control signal 
generator is included. All these designs are pipelined in bit-wise completion strategy and 
each stage has a 2-gate delay, so that the throughput of all adders is the same. The carry- 
lookahead adder and carry-select adder are implemented into two-level structures while 
the other two are in one-level structures. 
The simulation results are normalized. The definition of normalized energy 
dissipation and latency is given as follows: 
In (13) Enor,nul and Tnormul are normalized energy dissipation and latency, 
respectively . Eu,vor, and T,,., are energy dissipation and latency in energy-aware design. 
and Eor,,nal and are energy dissipation and latency in the original design. When 
En(,rmI is less than I ,  there is energy saving in energy-aware design; when En(,mul is 
greater than 1. there is energy overhead in energy-aware design due to additional cost 
from the control circuit. The smaller Enwmar, the larger saving of energy. 
Figures 55 and 56 show the simulation results of the four adders and their energy- 
aware counterparts with control signal generator under different input precisions. 
"Ripple", "Lookahead", "Select" and "Skip" refer to the simulation results of ripple-carry 
adder, carry-lookahead adder, carry-select adder, and carry-skip adder. respectively. 
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1+1 2+2 3+3 4+4 5+5 6+6 7+7 8+8 9+9 10+10 11+11 12+12 13+13 14+14 15+15 16+16 
lnput Precision 
Figure 55. Normalized energy dissipation of parallel adders 
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Figure 56. Normalized latency of parallel adders 
From Figs. 55 and 56 several remarks are given as follows: 
1) The normalized energy dissipation under most of the input precisions for all 
four types of adders is less than 1. A significant amount of energy saving can 
be achieved. Under an equal input precision probability (i.e.. all input 
precisions have the same probability to occur), the overall energy savings are 
between 30% and 48%. 
2) Among the four types of adders. the ripple-carry adder and carry-skip adder 
have the most energy saving rate. while the carry-lookahead adder saves the 
least. This is due to higher regularity of circuit structures for ripple-carry and 
carry-skip adders. Only a small amount of additional circuitry is needed to 
make them energy-aware. The structure of carry-lookahead adder is more 
complicated and needs more circuitry to improve energy-awareness. 
3) The energy dissipation overheads of all four types of adders are very small. 
Only under highest input precisions (15-bit and 16-bit). E,,r,,r,i is slightly 
greater than 1 due to 10% overhead from additional insertion circuitry and 
control signal generator. 
4) The latency of all four types of adders is also less than I for most of the input 
precisions. The latency reduction is because when Null is used to replace Data 
0's in high order bits, the number of bits in output is reduced. So there is no 
need to wait for the calculation of Data 0's in the high order hits of the output. 
The overall latency reductions of all four types of adders under an equal input 
precision probability are between 1 5% and 32%. 
5) The latency overheads of these adders are also very small. The largest 
overhead also occurs in the carry-lookahead adder due to its additional 
circuitry. The carry-select adder has the smallest latency reduction and step- 
looking curve since each selection unit contains 4 bits. 
4.4.2 Parallel Multiplier Design 
A series of parallel-unsigned multipliers are designed using the Braun Array 
multiplication algorithm [47] (circuit architecture is recalled as Fig. 57) and Dadda Tree 
multiplication algorithm [54] (circuit architecture is shown in Fig. 58) ,  respectively. The 
widths of multipliers are 4-bit. 6-bit, and 8-bit. 
Figure 57. Circuit architecture diagram of Array multiplier 
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Figure 58. Circuit architecture diagram of Dadda Tree multiplier 
In Fig. 57 each block represents a full-adder that includes AND gate. X and Y are 
inputs while Z is the output. A 14-bit ripple-carry adder is used as final merging adder in 
the bottom row of Array multiplier. In Fig. 58 each dot represents a bit product. Short 
lines represent full-adders while "crossed" short lines represent ha1 f-adders. A 1 4-bi t 
carry-lookahead adder is used as merging adder in the Dadda Tree multiplier. Each 
multiplier is pipelined using bit-wise completion and each stage has a 2-gate delay. To 
show the trend of energy saving and latency reduction with changing of multiplier width, 
4x4 and 6x6  Array multipliers and their energy-aware counterparts were also designed 
and simulated. Control signal generators were included in all energy-aware designs. The 
simulation results of these three multipliers are shown in Figs. 59 and 60. 
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Figure 59. Normalized energy dissipation of mu1 ti pliers 
+ 8x8 Array 
- - * - .8x8 Tree 
- _----.--- -- --...l____--_- _ -- -_ -
lnput Precision 
Figure 60. Normalized latency of multipliers 
The following remarks are derived from these figures: 
1)  The energy saving in 8x8  multiplication, the Array multiplier is better than the 
Dadda Tree multiplier for all eight input precisions. This is due to different 
types of merging adder. Since the ripple-carry adder has more energy 
reduction than the carry-lookahead adder in implementing the Zero 1 nsert ion 
technique as seen in Fig. 55, the designed Array multiplier, which uses the 
ripple-carry adder as a merging adder, has better energy-awareness. But both 
multipliers have significant energy savings. The average mergy saving under 
an equal input precision probability is 52% for the Array multiplier. and 37% 
for the Dadda Tree multiplier. 
- 2 )  The energy overheads of both 8x8 multipliers are very small. The use of the 
carry-lookahead adder makes the overhead a little larger for the Dadda Tree 
multiplier, which is 7%. For the Array multiplier, the overhead is only 6.3%. 
3) For the latency of 8x8 multipliers, both multipliers show good reduction rate 
under most of the input precisions. The average latency reduction rate under 
an equal input precision probability is 24% for the Array multiplier and 2 1 % 
for the Dadda Tree multiplier. Due to the use of carry-lookahead adder. the 
Dadda 'Tree multiplier has a larger latency overhead of 7%. 
The simulation results also show energy savings and latency reduction at lower 
input precisions for 4x4 and 6x6 multiplications. The 4x4 and 6x6 multipliers exhibit 
similar characteristics compared with the 8 x 8  multiplier. For each multiplier width. 
significant energy saving and latency reduction can be achieved even that loi~ger width 
has more benefits overall. It is worthy mentioning that the area of control signal generator 
increases linearly, while the area of the whole multiplier increases exponentially with 
multiplier width. Relatively, the larger the multiplier width, the lower the overhead cost. 
4.4.3 8x8 rank-order filter 
Rank-order filters are nonlinear filters that choose an output based on its rank 
within a window of sample inputs determined by sorting the inputs [55] .  The ability to 
detect and remove nonlinear noise like impulse noise makes rank order filters widely 
used in image processing. The applications include picture smoothing, noise reduction. 
and edge detection [56]. The input output relationship of a rank-order filter is given by 
( 14). where x(n) is the input series and y(n) is the output series. 
4.3.3.1 Rank-order filter architecture 
There are various architectures developed for rank-order filter. A very good 
survey of these architectures was given in [ 55 ] .  The architecture chosen in this section is 
based on Batcher's oddleven merge-sort algorithm. The basic element of this architecture 
is Compare & Swap (C&S) unit shown in Fig. 61. 
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Figure 61. C&S unit structure 
The function of C&S unit is to compare the two inputs, swap if necessary and let 
the larger one connected to the "H" output and the smaller one to the "L" input. This two- 
input C&S unit (also called Merge 1 x I )  is used to build four-input (Merge 2x2) and 
eight-input (Merge 4x4) C&S units, which are circuit blocks to implement Batcher's 
algorithm on rank-order filter. The architecture used in this section is a merge-sort rank- 
order filter with window size W = 8. which is shown in Fig. 62. 
Figure 62. A rank-order filter with window size W=8 
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There are two variables that could change during the operation of rank-order filter: 
one is the window size; the other is the input sample wordlength. Window size 
determines the number of sample data to be sorted at the same time. Sample input 
wordlength determines the accuracy of image representation. Due to different quality and 
battery life requirements, both variables may be changed. Based on this observation. the 
Zero Insertion technique is used to design the energy-aware rank-order filter. 
4.3.3.2 Implementing the Zero Insertion technique 
The original bit-wise completion pipelined NCL design of the rank-order filter is 
8-bit. with window size of 8. After implementing the Zero Insertion technique, this filter 
is able to work with different window sizes from 8 to 1, and different wordlengths of 8-. 
4-. and 1 -bit, with improved energy-awareness. 
When the rank-order filter in Fig. 62 is used with reduced window size. additional 
circuit must be applied to connect input to the corresponding delay element stage and to 
insert redundant Data 0's to other delay elements at the top. These adjustments not only 
increase the circuit complexity. but results in more energy dissipation than reduction. The 
proposed solution in this section is to connect the KO of the output stage to the 
corresponding delay element stage, bypass the rest of the delay elements at the bottom. 
These bypassed delay elements will produce an output Null forever because there is no 
KO signal connected to them. The Null replacing the redundant Data 0's will act as inputs 
to the merge units. Since there is no transition between two Null states. significant energy 
saving can be achieved. Both solutions are illustrated in Fig. 63. 
Figure 63. Solutions for filters with reduced window size 
(a) Original design 
Energy-aware design 
Also, as the sample input wordlength reduced. Null is used to replace the 
redundant Data 0's in the high order bits of each data. To make the filter work properly 
under these mixed Data-Null inputs. modifications are needed for circuit components. 
For the C&S unit, on the changing window size. there are three operation modes 
for the C&S units. If both two inputs of the C&S unit are enabled. that is. no forced 
constant Null, the C&S unit functions normally. so called the normal mode: if one of the 
two inputs is disabled and the other one is enabled, the C&S unit should put the enabled 
input to the larger output and put the other to the smaller output. so called the bypass 
mode: if both inputs are disabled, the C&S unit is not functioning, so called the disable 
mode. There is no modification for normal and disable modes. For the bypass mode. a 
signal named the Bypass EN is connected into the unit to force a control signal to let the 
multiplexer select the corresponding input. Since one of the inputs is Null, the output of 
the carry-lookahead adder will be Null and therefore the mu1 tiplexer stops functioning. 
This Bypass EN signal comes from the central control unit of the system. When the user 
selects the current window size, this control unit is able to know the operation modes of 
all C&S units and set up the control. The structure of the revised C&S unit is shown in 
Fig. 64. 
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Figure 64. Revised C&S unit structure 
For delay elements and output registers, due to the changing wordlength, NCL 
registers must be able to generate corresponding completion signals. This can be easily 
accomplished by combining completion signals from different groups of 1 -bit registers. 
The block diagrams of the original and revised 1-bit NCL register are shown in Fig. 65. 
For different window sizes. each delay element and output register stage should be able 
to choose the completion signal from the next stage (in normal mode), the output stage 
(when all other delay element stages after this stage are disabled), and no completion 
signal at all (when this stage is disabled). Window size enable signals are added to the 
filter to control the working mode. These signals, coming from the central control unit, 
also act as the Bypass EN signals for all C&S units. 
Figure 65. Revised NCL register 
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The original and modified rank-order filters are simulated in Cadence 1C Design 
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and latency are measured. The results are shown in Figs. 66 and 67. 
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Figure 66. Energy dissipation comparison of rank-order filters 
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Figure 67. Latency comparison of rank-order filters 
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In Fig. 66. the y-axis is the total charge dissipated over simulation period 
measured directly by the simulation tool. So the unit is Coulomb. If timed by the supply 
voltage (3.3V), this figure represents the energy dissipation. In these figures, "Original" 
refers to data of the original filter; "Aware-8bitV, "Aware-4bit". and "Aware- 1 bit" refer 
to data of the modified filter with control signal generator under different input 
wordlengths. The x-axis in all three figures is window size. Since the original design has 
redundant Data 0's in high order bits while the input wordlength changes, its energy 
dissipation and latency are nearly stable with the changing of wordlength. Several 
observations can be made from these figures: 
1. The modified design has significant energy advantage over the original filter 
with changing conditions. This is because during the changing of operation 
mode. the modified design is able to use Null to replace the redundant Data 
0's. The average energy saving is 65.4% under an equal input precision 
probability. Since the additional control circuit is quite simple. the energy 
dissipation overhead due to additional area cost is very low, only 6.3%. 
2. The modified design has advantage over the original filter in latency when the 
window size is less than or equal to 4. This is because the propagation delay 
of C&S unit is much lower at the bypass mode than that at the normal mode 
owing to direct selection. When the window size is greater than 4. the normal- 
working C&S units form a critical path. As the window size is reduced. one or 
more C&S units in this critical path enter the bypass mode thus reduces the 
delay. The overhead of delay is mainly caused by the completion signal 
generation and selection circuits in delay elements and the output stage. The 
average latency reduction is 22.4% under equal probabilities of all conditions. 
while the largest latency overhead is less than 9%. 
4.4 An Energy Macromodel for Designing Energy-aware Multiplier 
Based On Dynamic Active-bit Detection and Operands Exchange 
4.4.1 Overall Scheme 
The structure of multipliers implementing Signal Bypassing & Insertion and Zero 
Insertion technique need a central control unit to detect and set up control. For data 
sequences with frequently changing input precisions. this structure is not efficient. A 
dynamic detection scheme should be used to detect the current input precision and send 
thccontrol signal to the multiplier. 
Due to the fact that the detecting circuit will cause additional energy and area. 
there are two things that need to be determined before the actual designing process begins. 
The first one is the "resolution" of the detection. In other word, which group of input 
patterns needs to be detected and controlled? For example, for a 3x3 multiplier. shall 3x2. 
3x I .  2x2, 2x 1. and 1 x 1 all be detected, or just detect some of them? The second one is 
whether to exchange the operands. For example, for pattern 3x2 and 2x3, whether to use 
an operand exchange circuit to swap the operands and treat both patterns as 3x2. or use 
separate detecting circuits for each of them? 
For the first question, since energy saved and area increased by detecting different 
patterns are different. a macro model is built to calculate the potential energy saving and 
area overhead in advance. Based on given energy and area overhead constraints, a group 
of input patterns are selected, starting from the one has the best energy saving. The 
energylarea overhead of each pattern selected is added to the total energy/area overhead. 
When the total energyhrea overhead exceeds the energy/area constraint. the input 
patterns selected before the current one are detected in the actual energy-aware design. 
For the second question, refer to the pipelined array multiplier architecture shown 
in the Fig. 68 below [47]. all bits of the left operand are needed by parallel adder blocks 
in all rows; but only two bits of the right operand are needed by adder blocks in each row. 
That means blocking certain unused bits of the right operand brings more energy savings 
due to the reduction of registers propagating these bits along pipeline stages. Also. the 
overhead caused by operand exchange circuitry is comparable to the overhead caused by 
the detecting and control signal generating/propagating circuitries. So the operand 
exchange scheme is used. 
',, 8 Y, , 3 ,  
Figure 68. Pipeline array multiplier architecture 
The energy-aware multiplier architecture is shown in the Fig. 69 and the overall 
design flow chart is shown in the Fig. 70. 
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Figure 70. Energy-aware multiplier design flowchart 
4.4.2 Energy Macromodel 
Building a high-level energy macro model is an essential step in the designing 
process. Since there are only four types of elements. adder blocks with AND gates (due 
to the different number of actual inputs, there are totally 6 types of adder blocks), 
registers. completion detection. and an AND2 gate. in the multiplier, a LUT (Lookup 
Table) based method is used to build the model. Each element is simulated in all data 
patterns to calculate the average energy dissipation to build the LUT. Then for each 
multiplier. the number of each element is calculated. Due to the regular structure of 
pipeline array multipliers, this calculation can be accurate. Then these numbers are 
multiplied with the corresponding energy dissipation in the LUT, added up altogether to 
get the total energy dissipation. All six types of the adder blocks are shown in the Fig. 7 1 .  
Figure 71. All types of adder blocks used in the multiplier 
The LUT is shown in the Table 5. For an nxn pipeline array multiplier (n24). the 
numbers of all elements are shown in the Table 6. 
Table 5. The lookup table 
Table 6. Count of blocks in an nxn pipeline array multiplier 
Element 
Adder Block I 
Adder Block I1 
Adder Block I11 
Adder Block IV 
Adder Block V 
Adder Block VI 
AND2 
Register 
OR2 
XOR 
4-bit Comparator 
Mux2 
The detailed equations to calculate the number of each element under different 
input patterns are developed. These equations can be found in Appendix at the end of the 
Average Energy (pJ) 
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65.97 
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Adder Block I 
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Adder Block I 
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dissertation. 
Number of transistors 
116 
98 
80 
98 
94 
58 
18 
28 
18 
54 
4 14 
30 
Number 
n-2 
(n-2)2 
n-3 
I 
n- 1 
1 
9 9 
-n2 --n+2 
2 2 
-- 
2nz-4n+3 
n(n- 1 ) 
n 
4.4.3 Results And Analvsis 
The calculation result of normalized energy for all input pattern of a 16x 16 
multiplier is shown in the Fig. 72. The calculation result of area overhead for detecting 
each input precision of a 16x16 multiplier is shown in the Fig. 73. As stated before. an 
operand exchange scheme is used in the design, so there should be only half parts of the 
figures above. These parts are just copied to the other side to form a symmetrical picture. 
Lefi Operand lnput Precision Right Operand lnput Precision 
Figure 72. Normalized energy dissipation of a 16x 16  energy-aware multiplier 
Left Operand lnput Precision Right Operand lnput Precision 
Figure 73. Area occupation of a 16x 1 6 multiplier 
From these tables generated from data sequences. the designer is able to choose to 
detect input patterns starting from the most energy efficient one which also has less area 
overhead. Then the designer needs to choose between energy efficiency and area 
overhead. although sometime they are consistent. The model calculates all the 
information from analytical equations so that the designer is able to make decision in 
advance based on the energylarea constraints. 
A 4x4 multiplier and an 8x8  multiplier were designed and simulated under all 
input patterns. The energy dissipation and area were recorded and compared to the 
analytical predictions. The results are shown in the Table 7. 
The errors of area are very small for both multipliers. The errors of energy 
dissipation are larger. These errors mainly come from the short-circuit dissipation of 
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internal nodes cause by slower rising/falling time of node voltages. Since in a real circuit. 
the output of a gate needs to drive a number of gates. the parallel capacitance makes the 
output voltage change slower. Then the short-circuit period of the CMOS gate becomes 
longer. causing more energy dissipation. In the model, all elements were simulated under 
a certain input rising/falling time. So there are some differences between the results. 
Since the designers only need the comparison results for detecting each input precision. 
the accuracy is good enough. 
Table 7. The comparison of model and simulation results 
Area 
Error 
Energy 
Error 
Left Operand Precision Right Operand Precision 
4x4 
4.45% 
3.66% 
3.96% 
3.10% 
3.85% 
- 
2.03% 
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CHAPTER FIVE: ESTIMATING ENERGY DISSIPATION 
5.1 Analytical Input Mapping for Modeling Energy Dissipation of 
Complex CMOS Gates 
Power estimation could be at the logic level, at the architecture (register-transfer) 
level and at the behavior level. High-level power estimation techniques are fast. but 
produce less accurate results. On the other hand. power estimation at the transistor or gate 
level is more accurate. but computation time is significant. Recently, a power modeli~~g 
technique using the equivalent inverter to evaluate power and switching delay was 
presented [59] .  It uses an equivalent inverter to replace the whole CMOS gate. By 
carefully selecting the input of this inverter due to the current input pattern ofthe original 
gate. this inverter could dissipate the same amount of energy as the CMOS gate does. 
This technique is computation efficient. while maintaining high accuracy as mathematical 
analysis. The technique in [59], however. only accounts for input mapping for a serial 
MOSFET chain. Parallel structure was not analyzed. Jun et al.. [60) developed an input 
mapping algorithm for a parallel structure, but they did not account for all possible inputs. 
In this section. all possible input patterns on parallel CMOS structures are 
analyzed. The input patterns including slow, fast and very fast input ramps are considered. 
The input mapping and calc,ulation of equivalent transistor size are correlated. The 
equivalent inverter modeling technique for complex CMOS gates including feedback is 
also presented. All modeling results are compared by Cadence SPICE simulation to 
validate the model utility and accuracy. 
5.1.1 Notation 
rn: The ratio of the channel width between Mb and Ma 
/ho,hC.: 'The starting-to-conduct time of Ma. Mb and M, 
The time when Kna.b.c arrives 
t /a.h,c:  The time when Ma. Mb and M,, respectively, goes to linear region 
t,yuqh.c: The time when Ma, Mb and M,, respectively. goes to saturation region 
~ , h . ~ :  Rising time of Vina.hc, respectively 
Vdd: Supply voltage 
V,Fu,b.c: lnput ramps for Ma, Mb and M,, respectively 
Vrl,: Threshold voltage 
W,b,,: The channel width of Ma, Mb and M,, respectively 
5.1.2 lnput mapping for slow inputs on parallel structure 
The MOS transistor model used in this section is the a-power law model [6 1 1. For 
deep-submicron MOS transistor (channel length is less than 0.5pm). the value of a is 
around 1 1611. In the calculations below. a is assumed to be 1 .  Figure 74 illustrates the 
mapping of the input for two parallel transistors to an equivalent single transistor. 
Figure 74. Input mapping example 
The energy dissipation of the equivalent transistor M, must equal to that of M. 
and Mh together. The integration of current flowing through those transistors over the 
whole input changing time gives the total charge dissipation as 
where 5,. 5h and r,. are the rising times for the input to Ma, Mh, and M,, respectively. 
Note that in this section, only charginddischarging energy is considered. 
Three input conditions, slow input, fast input, and very fast input. are discussed 
during the calculation. The definitions are based on the status of Ma and K,,, at the time 
the input ramp ends. Under each input condition. the division of the calculation time 
windows is different. The definition of slow input is that the rising ramp of input is 
slower than the falling ramp of V,,,. If one uses in to represent the time when C:, falls to 
zero, then t l <  to< r, where tr is the time when transistor goes into the linear region and r 
is the input rising time. 
5.1 -2.1 Case 1 : and Knb are both rising ramps, ta = tb, and Za = rb 
Krtrr.b,r and tu,hqc are the input ramps and the time when Vinu.h.c arrives for Ma, Mb 
and M,, respectively. In this case, VInc is the same as V,,, and W, is equal to the sum 
of Wa and Wb or (l+m) times K, where m is the ratio of the channel width between Mh 
and Ma, and Wah.c are the channel width of Ma, Mh and M,, respectively. 
5.1.2.2 Case 2: 6,. and bb are rising ramps, ra + 7-9 and < thb < 
Parameters tho, thb and t,,, are the starting-to-conduct times of Ma. Mh and M,. and 
11, is  the time when Ma goes into linear region. The transient response of voltages and 
currents are shown in Figure 75. 
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Figure 75. Waveforms of voltages and currents in Case 2 
It can be divided into three time windows as follows: 
A. Time windoll? I :  O It --<thh 
In calculating th,  and thb, since all inputs are linear and when a transistor starts to 
conduct current, V(;.y = tho and t~ are given by =lV,,,r,,lC:,, and 
t , ,  = V,, 5, / V, + t ,  . In this time window, Mh is in the cutoff region and Ma is in the 
saturation region. The total charge (3, dissipated is calculated as ' ] l , . d t  , where I, stands 
'I", 
for the saturation current in Ma. 
B. Time window 2: thh ,(I <tlo 
t,,, tlh and 11, are the time when Ma, Mb and M, go to the linear region. respectively. 
'To calculate t i ,  using Kirchoff s law, V,. is obtained from 
For the linear input, V,,, is given by 
k, V ,  5, + mr, 
where .4, = --- k , nl = -[(rn + I)v,,, '"Y",~], and is solved using 
C ,  2 Tarh Cl, Zh 
From simulation data in Figure 2, an approximation can be made that the 
relationship between V,, - V,, and V,,, can still be used as the division of linear region 
and saturation region. So at t = tla 
Equations (1 7) and (1 9) together yield tla. The total charge (I2 dissipated in this 
ll,l 
time window is Jl,,,+l,,,)dr, where I ,  and I,,, stands for the saturation current in Ma and 
lhh 
Mh, respectively. 
('. Time window 3: 11, Sr 5 t h  + r ,  
In this window. as it can be seen from Figure 75, the time point Ma exits the 
saturation region (denoted by point A) and the time point Mb exits the saturation region 
(denoted by point B) are very close. The reason is in Case 2, from the criteria th,  < thh< 11,. 
Vinh is not very far behind V,. That means at each time point. V,,,+ is otdy slightly smaller 
than VitlU. So when V,,,', - V,, = V,, and Ma exits the saturation region, C',,,,, - I.',,, is also 
very close to V,,,. After a very short time, V,,, - V,,, will become equal to VOU, and Mh 
will exit the saturation region. Since Ma and Mb almost exit the saturation region 
simultaneously. one can assume that t ,  = I , .  When V,, goes to zero at time 10. the drain 
voltage of Ma and Mb is zero. NO current flows through them afterward. Q3 is calculated 
by integrating the linear currents from tla to to .  
k 
'In this time window Ma and Mh are in the linear region. Since b,,, is given by 
JL, Y , d  C', 7=- ( I l c l  + I , ~ )  and v,l,l = --I, - V,, at t = ti,, letting V,, = 0 one gets to .  But as V,,,,, 
ru  
approaching zero, it becomes more and more nonlinear and logarithmetic. After I;,,, goes 
down to a small value above zero, the current flowing through transistors is very small 
and doesn't affect the estimation accuracy much. So depending on the accuracy required. 
a small positive value can be used instead of zero as the end of this time window. In this 
shortened time window. as one can see from Figure 75, Itu and Itb can be assumed as 
linear to simplify the calculation. This linear approximation was also used in (591. The 
simulation results show that it doesn't affect the accuracy much. I/(, and lib are given by 
*I, = ( t  - 2 ,  )Iho - 4 , )  and I ,  = ( t  - 1 , )  I,,,, l(t,(, - 1 , )  . The charge & dissipated in this 
1 0  
window is ( I  I . The total charge in these three time windows is 
We now proceed to calculate the equivalent input. The size of the equivalent 
transistor M, is the sum of Ma and Mh. i.e., Wc = W, + Wb = ( I  +m) W,. For calculation of 
Q,, the rise time r, is used as a variable. Letting Qc = Qub, one obtains r,. 
In the saturation region 
At t  = tk,  M ,  enters the linear region. Inserting k',,, at 11, into (20), one solves for ti, 
as a function of r, and t , , .  = V,,, r,. / V,, . 
dVc,t,, Vd'I In the linear region. C,, -= -I,', . At t = I,,, y,,, = - 2 ,  - G;,, . Since V,,, is a 
dt Z" 
junction of r,. the method used to calculate Ma and Mh needs to be modified. The Taylor 
series of ~fo,, at I = tic is useful 
Setting V,,,,, in (21) at zero gives te. Now M, is in the linear region and I,'. is 
approximated from the linear extrapolation. Using the current value at t = 11, as the initial 
value. I,, is expressed as I, = ( t  - I o c  )I,,, l(r,. - r,, ) . The total charge Q, dissipated in M, 
11, '0, 
is calculated as jI,<dt + jI,',d~ .
5.1.2.3 Case 3: Yi.. and Kmb are rising ramps, t # rb, and tla < thb < ra 
The calculation for this case is similar to that for Case 2. The only major 
difference is the division of the time windows because of the changing of the criteria. 
Since b',,lh is further lagged behind V,. the time window 1 should be 0 s r  ~ r ~ , .  In this 
window Ma is in the saturation region and Mh is in the cutoff region. The time window 2 
should be flu i t  sth,,. In this window Ma is in the linear region and Mb is in the cutoff 
region. The time window 3 should be thb 51 _< r,. In this window Ma is still in the linear 
region. When Mb slightly conducts, Mb is in the saturation region. Same calculation steps 
in Case 2 can be used in this case. Calculate the total charge F):,, in Ma and Mh first. Let 
W S  = Wc,+Wh = ( I  +m)Wu and Vine- has the same starting time as V,,. Equate the total 
charge Q': in the equivalent transistor Mc to Q",, to calculate s,., the rising time of the 
mapped input V,,,,. 
5.1.2.4 Case 4: ha and hnb are rising ramps, 5. # rb, and thb, Ta 
In this case when Vinb comes, Ma has been fully conducting. I',.,,, is close to zero. 
So there is not much current flowing through Mh during its input rising process. l'he 
current flowing through M, is considered. Therefore. Wc = U.: and V,. = V,,,. 
5.1.2.5 Case 5: Vi,. and Lb are falling ramps 
In this case, Ma and Mb are all shutting down. CMOS structure is symn~etric of 
PMOS side and nMOS side. When nMOS transistors are shutting down. there must be 
some PMOS transistors are starting to conduct. Comparing these two processes. 
conducting process dominates the total charge due to chargeldischarge the load 
capacitance (',>. Therefore. only PMOS transistors are used in analysis. 
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The summary of the input mapping of all the cases is in Table 8. 
Table 8. Summary of the input mapping of all possible cases 
"inc 
calculate V,,, 
Vinu and Vinh are fdling ramps 
calculate 
Wc = W, + Wh 
Wc = Wn 
Calculate PMOS 
side 
Use the algorithm 
in the text to 
VInc is the same as 
Calculate PMOS 
Case 3 
Case 4 
Case 5 
side 
I I _ _ _  _ _  
I I '  
","a I ; I  
- - I '  I I '  
I I 
I I '  
I ' 
i ! i  
3- - I 
I I !  
*. tta 
VIM and VImn are rising ramps, ta # rh and 
t loqhb<r# 
I ' 
I I 
I ' 
4 1-- 
"m 
, I  l 
. I , 
I 
C'i, and vinb are rising ramps, Ta # r ,  and 
\I, 
5.1.3 Input mapping for fast and very fast inputs on parallel structures 
The definition of fast input is that when V,, reaches Vdd. Ma is already in the 
linear region, i.e., t,, < t ,  < r(, < t o ,  ( t ,  is the time when V,,, reaches zero). In this 
situation. Ma enters the saturation region, and then the linear region. For fast input 
mapping the same method in time windows 1 and 2 is used to calculate QI and t)2 in Case 
2. During the time window 3 Vina and V,nb remain at Vdd after s, and rb,  respectively. V,,, 
is modified to calculate to.  Iia and Ilb are extrapolated linearly during 7, < t < g and rh < t 
< to  to calculate Q3. In Case 3 if thh < To, the same method during the time window 2 is 
used to calculate Q2 . If thb > ro, the upper limit of the integration is modified 
The definition of very fast input is when t = b, Ma is still in the saturation region. 
i.e., < tla < m. In Case 2, there are two sub-cases: when thb < r,, the same method in 
slow input is psed to calculate QI. After getting V,,, in (1 7), Q2 is computed by changing 
the upper limit of the integration to 7,. Then use I , ,  = ks(~ , ' ,  -V,,) in (1 8) to calculate 11,. 
If tlL, < 4, change IaTh in (1 6 )  to I , ,  = m k s ( ~ ,  - V,, ) to refine 11,. After getting ti,, if t l ,  < 4 
'I', 
use J(I  ,,,, + ~,, , )dt  o calculate (3. Note that I ,,', = ks(y,,, - C), ) . Use the linear 
rc r 
rh  '11 
approximation to determine Ila and Ilb and I ( I , ~ ,  +I,,, )dl + I([,(,? + I,,? )dl to calculate C)4. 
ll,, Th  
Th /,I 
If flu > q,. use j ( I ,  + ~,)dt to calculate Q3 and I(],, + ~, , )d t  to calculate Q4. The total 
?, /L, 
mapped charges equal (2, + Qz + Q3 + Q4. For the other sub-case. thh > rU. change the 
upper integration limit to t while calculating 0,. Then calculate tlo considering the value 
of Vou, at t = t),b. 
5.1.4 Modeling complex CMOS gates including feedback 
In modeling CMOS gates virtually all publications in the past focused on inverter. 
NAND and NOR gates. Circuit schematics such as flip-flops or latches have feedback 
from output to input. Here. the NCL threshold gates are selectedas an example. The NCI. 
gate shown in Fig. 76 is Th23x0. It contains a feedback structure. 
Figure 76. Circuit structure of a threshold gate 
To break the feedback from the output Z to internal nodes. a new input Z from the 
previous output is added to each input node as displayed in Fig. 77. The circuit in Fig. 77 
is then modeled as two cascaded inverters as shown in Fig. 78. The first inverter in Fig. 
78 represents all transistors in Fig. 77 except the output transistors MI 6 and M17. The 
second inverter in Fig. 78 represents the output inverter in Fig. 77. 
Figure 77. Equivalent structure of Fig. 3 after breaking the feedback 
Figure 78. Two-stage equivalent inverters 
v out 
When inputs A. B and C are rising from zero to Vdd, the output Z goes up from 
zero tobVdd also. MI, M3. M4 and M5 are conducting. There are three transistors 
vertically to form signal paths. The effective channel resistance or delay is roughly three 
times that of one transistor. Since Z is still zero when the transition begins. M 12 is in the 
cutoff region. Transistors M12. M13, M14, and M1 5 do not make any contribution. 
l'ransistor M16 at the last stage is also included. This results in the delay tbur times that 
of a single transistor. Accounting for the effect from the PMOS transistors side. we may 
add another delay for estimation. Measuring delay due to rising A, B and C: inputs and 
multiplying by five give the final effective gate delay. Though the delay estimation is 
rough. it is sufficient for the equivalent inverter to estimate power dissipation due to 
feedback. The reason is for the two inputs with different arriving times in Figure 74. the 
contribution of the later one to the total charge dissipation is much less than the former 
one when it arrives late enough. 
5.1.5 Simulation results 
The modeling techniques presented in Section 5.1.3 and 5.1.4 are evaluated by 
Cadence SPICE simulation. The transistor parameters used include 0.24pn1 channel 
length and some BSlM parameters used in simulation are shown in Table 9. 
Table 9. BSIM parameters used in simulation 
Besides NAND, NOR gates and A01, OAI gates, several threshold gates with 
feedback structure are also tested. The simulation result of Th23x0 gate with the 
changing of the load capacitance is shown in Figure 79 with inputs selected in Case 2. 
The data from original inputs (solid lines with transparent squares) and mapped 
equivalent input (discrete solid triangles) are compared. Figure 79 demonstrates good 
agreement between the results using the original inputs and the mapped input. Simulation 
results of other gates are listed in Table 10. Arbitrary input combinations from the first 
Iour cases are selected and simulated. The comparison in Table 10 also shows good 
modeling accuracy with small error percentage. 
- -  
-D- original I 
Load Capacitance (fF) 
Figure 79. Simulation results of Th23x0 with changing of load capacitance 
Table 10. Simulation results comparison of chosen gates 
Error 
percentage 
Name 
NAND4 
Charge dissipated in gate 
under original inputs (fC) 
1.864 
Charge dissipated in 
equivalent inverter under 
mapped input (fC) 
1.87 
5.2 Switching Activity Modeling of Multi-rail Speed-independent 
Circuits - A Probabilistic Approach 
In gate level. circuit behavior is modeled by statistical information of the signal at 
each node, such as signal probability and transition density. When the circuit is large and 
only the overall power dissipation information is needed, the probabilistic power 
estimation technique in gate level is appropriate. 
5.2.1 Modeling switching activity in speed-independent circuit 
5.2.1.1 Zero-delay model 
A major difficulty of modeling power dissipation in synchronous circuits is to 
model glitch power. Glitch power comes from the different arriving time of input signals 
to a gate. The existence of glitch power makes gate propagation delay play an important 
role on circuit behavior. The modeling technique becomes very complex if real gate 
delays are considered. On the contrary, speed-independent circuits have the property that 
whatever the gate delays are; the behaviors of the circuits are the same. There is no glitch 
power. This property greatly simplifies the modeling technique. A zero-delay model can 
be used instead of real gate delay. This model assumes that the propagation delays of all 
gates are zero. That means all the inputs of a gate can be assumed to arrive at the same 
time. Under this assumption, the behavior of the circuit is the same as that is under real 
gate delay. 
5.2.1.2 Occurrence probability 
In'synchronous circuit, signal probability at a node X is defined as the average 
fraction of clock cycles in which the steady state value o fX  is logic high [ 5 ] .  This term is 
able to reflect the characteristics of the logic high occupation time of a signal. In speed- 
independent circuit, since the gate delays do not affect circuit behaviors, the logic high 
occupation time cannot describe the signal behavior. As shown in Figure 80, a speed- 
independent circuit has performed the same operation twice. Due to the different gate 
delays, it has two different transient waveforms. Although the signal probabilities are 
obviously different. the data sequences as well as the number of transitions are the same. 
0 p e r a t i o n  1 
0 p e r a t i o n  2 
Figure 80. Same number of logic high occurrences in different occupation time 
To describe the signal behavior in speed-independent circuits. a new statistical 
term is needed. It can be easily observed that the two waveforms in Figure 80 have the 
same number of logic high occurrence: four ones out of seven data. It is the number of 
occurrence instead of occupation time of logic high that is important to model the circuit 
behavior. A new term of signal statistical characteristics, Occurrence Probability, is 
defined as below- 
Dejinition I: The Occurrence Probability, denoted as OP, of a signal X is defined 
where N is the total number of data states, xi is the ith data value of node x, N I I  is the 
number of logic high occurrence in N. Several properties of occurrence probability are 
discussed below. 
1 )  Existence 
The existence of occurrence probability can be illustrated as below: 
Since xi is bounded as 0 or 1 ,  when N approaches infinity, the equation above 
equals to zero. So the limitation in Equation (22) exists. 
2) Relationship with signal probability 
As stated above, in synchronous circuit, signal probability at a node X is defined 
as the average fraction of clock cycles in which the steady state value of X is logic high 
151. Compared with the definition of occurrence probability, signal probability is a strict- 
sense occurrence probability when the duration time period of each Data state is the same. 
Under this assumption the asynchronous circuit acts in the same way as synchronous 
circuits. So occurrence probability is more general. Actually, it can be used in 
synchronous circuits as well. 
3) Relationship with transition probability 
Transition probability at a node X is defined as the average fraction of clock 
cycles in which the steady state value of X is different from its initial value [5]. It seems 
that occurrence probability and transition probability are not related. But as shown later 
in this section, because of the Data-Null sequence behavior of multi-rail speed- 
independent circuits, direct relationship between these two terms is established. Since in 
Null- state all nodes are in logic low so that no two Data 1 states can be adjacent to each 
other, transition probability is equal to occurrence probability if Data-Nu1 l sequence is 
considered and the duration time period of each Data and Null state is the same. 
4) Relationship with transition density 
Transition density is defined as the average number of transitions at a node X 
during unit time period [5]. This term characterizes circuit transition behavior in 
continuous system. Occurrence probability characterized circuit behavior in discrete 
system. As shown later in this section, if Data-Null sequence is considered and the 
duration time period of each Data and Null state is the same. occurrence probability is 
twice of transition density. 
In this section, occurrence probability is used to model the switching activities of 
the signals in speed-independent circuits. 
5.2.2 Modeling multi-rail signal 
Multi-rail encoding is widely used in gate-level speed-independent circuits. As 
introduced before in this dissertation, multi-rail logic uses at least two wires to interpret 
one signal value. The simplest multi-rail encoding is dual-rail logic. in which two wires 
are used for one signal. There are two valid states of a signal in dual-rail encoding: One is 
Data, including 0 and 1 ;  the other is called Null or Spatial. The truth table of dual-rail 
logic was shown in Table 1 in Chapter 2. From Table 1 it is easy to see that wire0 and 
wire1 are complementary when the signal is Data. If the occurrence probability of the 
signal during Data state is known as OPs, the occurrence probability of wire0 and wire 1 
during Data state, denoted as OPo and OP,, can be achieved as 
Other multi-rail encoding can be modeled similarly. For simplicity, in this section. 
only dual-rail logic is analyzed. In the rest of this section, the word "signal" means the 
logic value interpreted by both rails, and "wire" means the value of one rail. 
5.2.3 Modeling Data-Null cycle 
The operation of multi-rail logic circuits contains Data-Null cycles. After a Data 
state. all signals go to a Null state, and then go to next Data state. For a long operating 
sequence, the number of Data states is equal to the number of Null states. For dual-rail 
logic. both wires will become 0 in a Null state, and then one of them will become 1 in the 
next Data state. So the OP of any signallwire in total operating states including Data and 
Null states are simply one half of the OP in Data states. For simplicity, in this section. the 
OP of a signallwire means its OP in Data states only. To calculate switching activity from 
OP. a theorem is given as below. 
Theoreml: The switching activity of both wires of a signal can be calculated 
directly from their occurrence probabilities: 
where SW, and SU:, are the number of switching of wire1 and wire0. respectively. N is 
the total number of Data applied. 
The proof of this theorem is simple. Since After a Null state, a Data state comes, 
if one of the two wires is logic high in this Data state, it will transit from 0 to 1 because in 
previous Null state it must be logic low. Also since there is a Null state following this 
Data state. this wire will transit from 1 to 0 while entering the Null state. For each logic 
high occurrence. there are two transitions. So the total number of switching can be 
calculated using Equations (24) above. 
5.2.4 Occurrence Probability Propagation 
To derive the OP propagation algorithm, an example of speed-independent circuit. 
NCL is used as logic example. The hysteresis property of threshold gates makes them 
behave as finite state machines (FSM). For example, Th23x0 is a threshold gate. its 
output will become logic high when at least two of the three inputs are logic high, and 
will become logic low when all three inputs are logic low. Otherwise, the output will 
remain unchanged from its previous value. Its FSM description is shown in Figure 81. 
A B C  
0 1 1  
1 0 1  
1 1 0  A B C  
A B C ' ~  P o l l ~ ~  Pjl o o 1  
0 1 0  1 0 0  
1 0 0  1 0 1  
Figure 8 1. FSM description of Th23x0 
In Figure 81. all the four lines are wires. Given the OPs of inputs, to calculate the 
OP and SW of output 2, consider in a Null state, all inputs are logic low, from Figure 81 
it is clear that no matter what the value of Z in previous Data state is. Z must be zero. 
when next Data state comes, Z could become logic high or remain zero. From Figure 8 1, 
if the independence between inputs is assumed, the probability of Z to become logic high. 
Pol. and the probability to remain logic low, Poo, can be achieved using the OPs of inputs: 
When next Null state comes, all inputs and output will definitely become logic 
low. That means the value of Z is determined by Pol and P,lo only. Because OPT is how 
many logic highs in a certain amount of input data, OPz is equal to Pol: 
The switching activity SWz can be calculated using Equation (24): 
The propagation of OP and SW through other threshold gates can be achieved in 
the similar way. 
5.3 Modeling signal correlation 
5.3.1 Correlated signals 
To calculate the propagation of OP using Equation (25), the independence 
between inputs must be assumed. But in real circuits. the inputs of a gate are most likely 
to be correlated rather than independent. There are two kinds of correlations: temporal 
and spatial correlation. Temporal correlation indicates the current state of a signal is 
correlated with its previous state. Spatial correlation means two or more input signals to a 
. 
gate are correlated to each other due to reconvergent fan-out (RFO) or pattern 
dependencies [62]. How to model these correlations is the key to propagate OP and SW 
through circuits. 
5.3.2 The elimination of temporal correlation 
In single-rail encoding synchronous circuits, there is no direct relationship 
between signal probability and switching activity. Although signal probability can be 
modeled accurately in most of the cases, switching activity is still hard to calculate. But 
in speed-independent circuit. from (24) it is clear that in dual-rail logic. SW can be 
calculated using OP ONLY (even the number of input data is unknown, (24) gives the 
switching probability). This is very important. For memoryless circuit, the existence of 
temporal correlation makes the signal behave as a Markov Chain [62].  From Markov 
Chain theory. the steady state probabilities can always be calculated using Equation (28), 
where x is the steady state probability vector, P is the transition probability matrix 
[63]. So in dual-rail logic, the SW of signal under temporal correlation can be exactly 
modeled so that the effect of temporal correlation is eliminated. Figure 82 shows an 
example of this elimination: this is a 3-bit counter; during counting operation. the signals 
are strongly temporal correlated to themselves. For non-Data-Null operation, the signal 
probabilities of all three signals are all 0.5, but the switching activities are quite different. 
For Data-Null operation, same OP leads to same SW. 
N u m  b e r  o f  s w i t c h i n g  
N o n - D a t a - N u l l  
0 0 0 
0 0 1 
D a t a - N u l l  
Figure 82. Example of the elimination of temporal correlation 
5.3.3 A simplified method to model spatial correlation 
During Data-Null cycles in speed-independent circuits, the logic highs are 
important. Unlike single-rail encoding, in dual-rail logic, two logic highs cannot be 
adjacent to each other. So Figure 81 can be redrawn as Figure 83. 
Figure 83. FSM in dual-rail logic 
In Figure 83, there is only one variable, Po,, because P(N, can be calculate by Pol 
subtracted by one. But in Figure 81, there are two variables, Pol and PI*. So dual-rail 
encoding weakens the uncertainty in calculating OP. This effect also reduces the error in 
approximating spatial correlations. 
Again use NCL as an example of speed-independent circuits. NCL circuits can be 
divided to "stages". There is only one "gate depth" between two adjacent stages. Figure 
84 shows some examples. 
Figure 84. Examples of stage dividing 
In Figure 84, circuit (a) can be divided to two stages. But circuit (b). which is a 
full adder, contains only one stage because the gates in right side share some inputs with 
the gates in left side. A group of simulations are done to simulate circuits in which the 
spatial correlated signals are connected to different stages. The results show that the 
larger the stage difference between the correlated signals, the less the error of output OP 
"a. *. 
lIlli~Il#' 
can be achieved by treating these signals as independent. When the stage difference is 
above three. under most combinations of the input OPs, the average error reduces to less 
than five percent. So a simple method to model spatial correlation in dual-rail circuit is 
proposed here. It is called Three-stage rule. 
Three-stage rule: To calculate OP of the output of a stage, rather than tracing 
backward again and again to find independent source signals, find a group of signals that 
are at least three stages away from any input to this stage, then use their OPs as if they are 
independent of each other. 
This rule assumes that after three stages, the effect of original signal correlations 
can be neglected. Although this is an approximation. good results are shown in 
experiments. The importance of this rule is that it makes it possible to propagate OP 
throughout the whole circuit without huge calculation complexity. 
5.4 Working flow of occurrence probability based switching activity analysis 
method 
The working flow of this occurrence probability based switching activity analysis 
method is shown in Figure 85. 
Get circuit structure 
and OPs of a l  
primary inputs 
Find a gate in the 
next stage 
Depth=l 1 
each other? 
Depth= Depth+ 1 
Trace backward to 
the signels in last 
stage co- 
to this gate 
Use the inputs in this 
stage to calcdate the 
OP of the current 
output as if they are 
independent of each 
other 
Calculate the OP of 
the gate output 
using OPs of the 
inputs 
AH gates in this stage >Aq mssm have been calculated? - .  
Total number of r I  
Calculate all SWs 
Get all ops Of all .......................... i --------------- of a! wires in the 
wires in the urcuit i I 
Figure 85. Working flow of switching analysis method 
5.5 Case study - NCL 4x4 multiplier 
This switching analysis method can be used to calculate SWs of any wire in a 
multi-rail speed-independent circuit. The example here is a NCL 4x4  multiplier as shown 
in Figure 86 [64]. 
Figure 86. NCL 4x4 multiplier 
In Figure 86, all lines shown are signals. Besides data paths, there are some 
control signals. RESET switches only once at the system start-up. Kl and KO are 
handshaking signals. The number of logic highs of KI and KO is equal to the total 
number of input data. The NCL registers are used for pipelining. The OP and SW of data 
signals at the input are the same as that of the corresponding signals at the output. 
This multiplier can be divided into eight stages. The first stage contains block I to 
16. The second contains block 17 to 21. The third contains block 22 to 26. The fourth 
contains block 27. The fifth contains block 28. The sixth contains block 29. The seventh 
stage contains block 30 and the eighth stage contains block 31. Given the OPs of the 
eight primary inputs, starting from the first stage, the OPs of all signals are calculated one 
by one. Due to the three-stage rule. while calculating the OPs of the outputs of stage 4 to 
8, the OPs of the outputs of stage 1 are used instead of that of the primary inputs. Then all 
S Ws are calculated from OPs. 
These SWs need to be compared with real switching data. Synopsys software is 
used to simulate the synthesized multiplier. Firstly the OPs of the primary inputs are 
given. Then a random input pattem is generated based on those OP values. This pattem is 
provided to the multiplier to simulate. During the simulation, the switching behaviors of 
all signals are recorded. When this simulation is over. another random input pattern is 
generated. After many simulation cycles (over 8000), the average SWs are calculated. 
Because real gate delays are used in the simulation, the results are accurate. They can be 
used as exact SWs to measure the correctness of the theoretical results. 
Three experiments of different input OPs are done. The original OPs of primary 
inputs of these experiments are given in Table 11. Among these experiments. the 
experiment 3 is the worst case because when OPs are close to 0 and 1. there are always 
some wires that rarely switch. The error percentage can easily become high based on 
small number of switching. For the same reason, the experiment 1 is the best case. The 
error percentages between real and theoretical SWs of all signals in Figure 86 are shown 
in the Figure 87, 88. and 89. From these figures it is clear that this switching activity 
analysis method leads to accurate results. Most of the error percentages are below 5%. 
Note that in Experiment 3, the number of switching of B27c is less than 10. That is very 
small compared to the total over 8000 input data. So although the error percentage looks 
large, the absolute error is so small that it will not affect the accuracy of total switchiny 
analysis. 
Table 1 1. OPs of primary inputs in experiments 
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Figure 87. SW error percentage of experiment 1 
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Figure 88. SW error percentage of experiment 2 
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Figure 89. SW error percentage of experiment 3 
CHAPTER SIX: CONCLUSION 
6.1 Summary 
In this dissertation, some powerlenergy reduction techniques regarding to 
powedenergy awareness have been discussed. Two energy estimation methods are also 
presented. The achievements are summarized as following: 
1 )  A power optimization technique, 2-Dimensional Pipeline Gating. has been 
developed for synchronous pipeline circuits. By gating clock signals to 
registers in both vertical direction (along data flow direction) and horizontal 
direction (within each pipeline stage), the switching activities of clock signals 
connected to unused registers can be significantly reduced with the changes of 
current input precisions, thus improves the power awareness. 
2) For unpipelined asynchronous circuits, a technique named Signal Bypassing 
& Insertion has been proposed for NCL. When the current input precision 
changes. Nulls are used to replace the redundant Data 0's during the 
calculation. The correct result is selected by multiplexers. The energy 
awareness is improved due to the reduction of switching activities. 
3) For pipelined asynchronous circuits. another technique named Zero Insert ion 
has been developed for NCL. The basic idea of Zero Insertion is the same as 
Signal Bypassing & Insertion. But the presence of pipeline brings several new 
difficulties like control signal propagation. On the other hand, it is relatively 
easier to modify the structure of NCL registers and to insert Data 0. So the 
overhead of Zero Insertion is much smaller. 
4) Both Signal Bypassing & Insertion and Zero Insertion need a central control 
unit to detect the changing of input precision and to set up the global control 
signals. There are two potential problems. Firstly, this unit is not always 
available. Secondly, when the input precision changes frequently, both 
schemes are not efficient enough. A dynamic active-bit detection scheme is 
developed to solve this problem. A pre-processing unit is added to detect the 
current input precision dynamically. To calculate the overhead beforehand. an 
energy macromodel for array multipliers has been developed. 
5) A transistor-level energy estimation technique, Input Mapping. has been 
developed for Equivalent Inverter modeling method. This technique is to use 
an inverter to replace the original CMOS gate, and to map the multiple inputs 
into one input connected to the equivalent inverter. Then the effort of energy 
calculation can be significantly reduced. 
6) For multi-rail encoded asynchronous circuit, a switching activity modeling 
method has been proposed for dual-rail NCL. Based on Occurrence 
Probability, the number of switching on each nodes inside the circuits can be 
accurately calculated. 
6.2 Future Work 
To extend the research from the previous works. building a real chip is needed. 
All my previous works are in gate-level and below. But the real applications are in RTL 
and system-level. Designing and fabricating a real chip will be very helpful not only in 
testing the existing techniques, but also in triggering new ideas in a different angle. 
APPENDIX 
An Analytical Energy Macromodel For Dynamic Active-bit Detection 
Scheme To Design Energy-aware NCL Multiplier 
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For completion detection circuitry, an assumption is needed. 
Assumption I: Since it is difficult to calculate the exact number of transistors 
increased when the 2n-input completion detection circuit (C2,) is upgraded to (2n-l)- 
input detection circuit (CT3,-,), an average value, denoted as c*, is used instead. This value 
is calculated by averaging the number of transistors increased from ('/ to 
All notations used in the equations are summarized in Table 12. 
Table 12 Notations used in the equations 
Notation 
DB 
DR 
A 
R 
AnBn , 
S 
IL 
IH 
IIL 
IIH 
IiI 
IR 
C 'D 
C'A 
('I 
C 'A" 
( Tll 
NC' 
Ti' 
n 
r 
m 
( '# 
CTx 
Meaning 
Disabled adder Block 
Disabled Register 
Group of Disabled Register due to the changing of input A 
Group of Disabled Register due to the changing of input B 
Group of Disabled Register due to the changing of input bit A, and B, 
Group of Disabled Register due to the changing of output S 
Low part of group I of Disabled Register 
High part of group I of Disabled Register 
Low part of group II of Disabled Register 
High part of group I1 of Disabled Register 
Group 111 of Disabled Register 
-- 
lnserted Register 
Control Depth. The number of stages the control signal needs to go through 
Completion Adjustment Circuitry 
Completion Increment 
Completion Subtraction 
Completion Upgrade 
New Completion circuitry 
Total Completion circuitry of the original multiplier 
Computational length of the multiplier. n must be greater than 3. 
Input precision of input A 
Input precision of input B 
Transistor increment for the completion circuitry of inserted registers and 
edged adders 
Transistor count of x-input completion detection circuitry 
Based on the structure shown in Fig. 68, the total calculation is divided into 7 
regions. Equations for each region are shown in the Table 13 as below. 
Table 13 Model equations 
Region I .  r = n,m = k ,n  2 k 
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